Full metadata record
DC FieldValueLanguage
dc.contributor.authorLee, Yu-Minen_US
dc.contributor.authorLee, Chi-Hanen_US
dc.contributor.authorZhu, Yan-Chengen_US
dc.date.accessioned2018-08-21T05:56:48Z-
dc.date.available2018-08-21T05:56:48Z-
dc.date.issued2017-01-01en_US
dc.identifier.issn2153-6961en_US
dc.identifier.urihttp://hdl.handle.net/11536/146659-
dc.description.abstractDuring package manufacturing process, open defects of power bumps may cause insufficient power supply and degrade the power network yield. This work presents a redundant power bump insertion method to ensure power integrity by considering the power bump yields. The proposed method can efficiently assign redundant bumps by accurately estimating the location of worst load yield and minimizing the amounts of redundant bumps to enhance the power network yield.en_US
dc.language.isoen_USen_US
dc.titleYield-Driven Redundant Power Bump Assignment for Power Network Robustnessen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC)en_US
dc.citation.spage269en_US
dc.citation.epage274en_US
dc.contributor.department電機工程學系zh_TW
dc.contributor.departmentDepartment of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000403609600058en_US
Appears in Collections:Conferences Paper