行政院國家科學委員會補助專題研究計畫期中報告 一個全新的晶片-封裝-印刷電路板共同設計與共同最佳化方法(第一年)

Abstract— In conventional package design, engineers designate the BGA pin-out manually, this always postpones the time-to-market (TTM) of products due to the turn-around between package and design houses. Our recent work proposes a method of automatically generating the pin-out and taking signal integrity (SI), power delivery integrity (PI) and routability (RA) into account simultaneously by pin-block design and floorplanning, thus dramatically speeding up the developing time. However, this approach ignores the requirements of shorter path length and length matching (or equi-length) in routing PCB trace and pin-out assignment for high-speed interface IP designs, such as USB and PCI Express. Since those features are the most important performance metrics during chip-package-board codesign, here we propose the ideas to optimize the system interconnects during package pin-out design. Those ideas (pin-block placers) keep the same minimized package size as aforementioned recent work and ensure that SI, PI, and RA can still be considered with significant reduction in design cost. It is achieved by relaxing the restriction of pin-block side and order on the package, usually specified by package designers. The experimental results on industrial chipset design cases show that the average improvement of our pin-block planners is over 40% when comparing the design cost with the previous work, among which we have one case over a thousand pins. Our ideas also work for any kind of pin-block or pin-group configurations.

I. EFFICIENT PACKAGE PIN-OUT PLANNING WITH SYSTEM INTERCONNECTS OPTIMIZATION FOR PACKAGE-BOARD CODESIGN

As silicon technology scales, more and more circuits could be integrated into a single chip. The amounts of input/output (I/O) signals increase dramatically every unit area. This trend will significantly extend the complication in package designs and signal interaction between package and board [5] [10]. There were several works [3], [4], [14] which were related to package and board physical designs. [3] presented a simulated annealing algorithm to find a pin assignment solution which considered the routability issue on both ball grid array (BGA) package and printed circuit board (PCB), but no other DSM effects were taken into account. [4] presented an efficient pattern for BGA ball-out, but shielding pins used for preventing pin-to-pin crosstalk were not considered. Moreover, when they try to keep the package cost small, this pattern puts a restriction on the maximum package size. Thus, there is a limit on the number of power pins that can be used for power delivery from motherboard to package. [14] proposed an algorithm which assigned and routed the solder bumps of a BGA package to a set of fanout points in a single layer. This work merely created a topological routing, not precise geometric layout, and only the routability issue on PCB was taken into consideration. The time has come for the codesign of package and board in order to meet more challenges in modern designs.

The complete package-board codesign methodology should preserve the signal integrity (SI), power delivery integrity (PI), and routability (RA) of high-speed signals routing from package to PCB while optimizing the package size. One codesign approach regarding the automation of pin-out designation was published very recently in [7]. In this method, an experienced engineer has to determine the pin configuration chart based on the location of PCB components. Next, the proposed six signal-pin patterns are selected for pin-blocks construction in package design where SI, PI, and RA have been accounted for after placing pin-blocks. It also proposes a near optimal approach to minimizing package size by mathematical (linear) programming. Finally, this methodology obtains the final pin assignment by applying a rather intuitive floorplanner which bends the pin-blocks located in the excess areas and fill them into the adjacent empty areas.

However, the cost function of the method in [7] only considers the package size and ignores the connections between the BGA pins and high-speed interface IP designs, which are hard macros located in chip, such as Universal Serial Bus (USB) and PCI Express interface. For the purpose of enhancing performance, the package routing for these IPs always requires shorter path length and balanced nets. Since the I/O pads in IPs are all fixed, the pin-block which is bent into two parts or located at the package corner definitely can not meet those



Fig. 1. The placement of pin-blocks and IPs. (a) shows the worse pin-out assignment where the pin-block located around the package corner can not meet the objectives of shorter path length and impedance matching on package routing. (b) shows that our novel planning algorithms can overcome the drawbacks in (a).



Fig. 2. Two results of pin-block floorplanning. (a) shows the result of [7], it will cause the longer wirelength (the darker lines) in PCB escape routing when the pin-blocks are not located within the appropriate region. (b) is the result from our ideas which can provide shorter wirelength.

requirements. Fig. 1(a) shows the scenario caused by a poor pin-out. In addition to the considerations of pin-out assignment for IPs, the pinout planner should also regard the general requirements of equi-length for routing PCB traces. Fig. 2(a) shows the pin-block floorplanning results of [7]. When their floorplanner locates pin-blocks within the unsuitable region, that will result in longer wirelength in PCB escape routing. The longer wirelength which is indicated as the darker lines in Fig. 2 will lead to greater effort on achieving equi-length in PCB area routing task. Unfortunately, designers must pre-define the placement side and order for all pin-blocks, the previous approach has no opportunity to change this circumstance due to those strictly specified configurations. In order to improve the task of package routing for IPs as well as the PCB area routing, the main objectives of this report are to place pin-blocks near the specific region, and minimize the total wirelength in PCB escape routing as shown in Fig. 1(b) and Fig. 2(b).

In this report, we develop two heuristics as our pin-block planners to overcome the drawbacks mentioned above. The first one places the pin-blocks by an intuitively stochastic method, which can reduce the placement deviation and produce a better pin-out compared with that in [7]. The other one applies simulated annealing based heuristic by using a representation suitable for pin-block placement, and defining range constraints to optimize the location of pin-blocks and to minimize the wirelength. Our ideas also work for any kind of pin-block or pin-group configurations. The contributions presented in this report are as follows:

• Through relaxing the restriction of pin-block order and considering its range constraints rather than the placement side which is commonly specified by designers, the improved pin-block planners have more flexibility on the pin configuration, thus increase the margin of optimizing final pin-out designation.

• Our proposed representation not only simplifies the transformation between representation and pin-block placement, but also facilitates the optimization of pin-block location.

• The experimental results demonstrate that our approaches have up to 57% improvement (average 40%) in the deviation of pin-block location. The methodology presented in this report can still achieve the same minimized package size, and also ensure that SI and PI are obtained as in [7] with significant reduction in total cost.

The rest of this report is organized as follows. We first define the constraints of pin-block planning in Section II. Section III describes the improved pin-block planners with Cyclic Number Set (CNS) representation, and formulates the cost function with placement deviation. Section IV shows the experimental results based on the real and larger industry cases. Finally, we draw the conclusions in Section V.

II. PIN-OUT PLANNING FOR OPTIMIZING PACKAGE PERFORMANCE AND BOARD WIRE-PLANNING

In the usual design flow, the designers determine the pin configuration chart based on experience about the location of component on PCB and the characteristics of each signal group. The pin configuration chart defines all critical parameters including the distribution region (side), placement sequence (order), selected signal-pin pattern and the number of power pins. According the definition of this chart, the designers finish the pin groups (or blocks) construction for all signal groups. Next, all pin-blocks will be placed along the defined side and order in which the first placed pin-block is located at the fixed location. Finally, after obtaining a rough pin-out designation and estimating the minimum package size, the pin-block floorplanning algorithm bends the pin-blocks allocated in the excess regions and shifts them into the adjacent empty regions. Hence, this shifting technique usually produces the bent pin-blocks located in the package corner without considering the package design for high-speed interface IPs such as USB and PCI Express. Moreover, those constraints defined in pin configuration chart will restrict the margin and flexibility for optimizing the final pin-out.



Fig. 3. Our practical range constraints for pin-out. The side restriction will be converted into the RangeSide constraint where pin-blocks are located in RangeSide1, 2, 3 and 4 (each individual shaded region) when the corresponding components are in the south, east, north and west of PCB board respectively.

In order to loosen the restriction from the designers and to obtain a better pin-block placement, we have applied the concepts used in floorplanning [11] [12] [13] and placement [6] [8] [9] to redefine a new set of constraints as follows. We denote the core block (Core), which is usually arranged power/ground pins for core logic, as a pre-placed module. Since these power/ground pins are located beneath the die and at the center of the package, the heat generated from the die can be transferred out through these pins [1]. For the reason of heat dissipation, the core block will be restricted by pre-placed constraint and placed at the center of the pin-out designation. This constraint is shown as follows (Fig. 3 shows w4, wcore, h1, and hcore):

Rcore = {(x, y)|w4 +1
$$\le$$
 x \le w4 + wcore, h1 +1 \le y \le h1 + hcore}

According to the location of components connecting with the pin-blocks, we define a new parameter RangeSide for each pin-block instead of placement side defined by designers. Fig. 3 shows an example where the pin-blocks are defined in RangeSide1 when the corresponding components are located in the south of PCB board. Therefore, all pins constrained in RangeSide1 must be located within the shaded region and routed toward the south to connect with components. Along the same rule, the RangeSide2, RangeSide3 and RangeSide4 are defined for the pin-blocks if the corresponding components are located in the east, north and west of PCB board respectively. The detailed range constraints for each side are listed as follows ((x, y) $\mathbb{Z}/Rcore$):

- RangeSide1= { $(x, y)|1 \le x \le w4 + wcore + w2, 1 \le y \le h1 + hcore/2$ }
- RangeSide2= $\{(x, y)|w4 + wcore/2 + 1 \le x \le w4 + wcore + w2, 1 \le y \le h1 + hcore + h3\}$
- RangeSide3= $\{(x, y) | 1 \le x \le w4 + wcore + w2, h1 + hcore/2 + 1 \le y \le h1 + hcore + h3 \}$
- RangeSide4= { $(x, y)|1 \le x \le w4 + wcore/2, 1 \le y \le h1 + hcore + h3$ }

The range constraints define the larger space of placing pin-blocks than that confined by the placement side in [7], thus offer the opportunities of improving pin-out designation. In addition to the optimization issue, the proposed pin-block planners will satisfy all placement constraints including the pre-placed and range constraints to retain the feasibility of package design.



Fig. 4. The illustration of Cyclic Number Set (CNS) representation. Each parenthesis followed by an index represents one RangeSide, and the number set listed within the parenthesis denotes the pin-block groups constrained in that RangeSide. By perturbation, the order of number set will be changed cyclically, then the planner places the pin-blocks along the sequence of number set in this representation.

III. RANGE CONSTRAINED PIN-BLOCK PLANNING WITH SYSTEM INTERCONNECTS OPTIMIZATION

As described in the previous section, we will consider the core region (Core) as a pre-placed module which must be placed in the center of the final pin-out. Besides, pin-blocks will be treated as range-constrained modules and located within given rectangular regions such that no pin-blocks are overlapping. This section presents two pin-block planning heuristics. The first one places the pin-blocks by an intuitively random method (called Rand), the other one applies the algorithm similar to simulated annealing (called SA) by using a Cyclic Number Set (CNS) representation. This representation is specially designed for pin-block planning since it can represent the adjacent relationship between blocks and the starting point of arranging pin-out. Both of them can meet range constraints and optimize the location of pin-blocks.

A. Rand Pin-block Planner

In this method, we use the results of [7] as the initial solution (they can be replaced by other grouping configurations). This method eases the restriction of placement side and applies some stochastic procedures with range constraints. In order to avoid the overlap of pin-block location, pin-blocks will be sequentially placed according to the determined placement sequence (order). The detailed algorithm is listed as follows, where the Side is the distribution region and the Order is the placement sequence pre-defined by the designers.

- 1) Calculate the Cost(S) from the pin-out designation (S)
- 2) repeat:
- 3) Input the pre-defined Side and Order of pin-block groups
- 4) RangeSide \leftarrow Side; Sequence \leftarrow Order
- 5) Randomly select one RangeSide and randomly choose a pin-block group as the first group in this RangeSide
- 6) Randomly decide the first pin location of the chosen group in the RangeSide, then place the pin-block
- 7) repeat:
- 8) Locate the rest groups in the RangeSide according to the Sequence determined in step (4)
- 9) Select the adjacent RangeSide
- 10) **until** all pin-block groups are placed
- 11) Calculate the Cost(NewS) from the new pin-out desig-nation (NewS)
- 12) If Cost(NewS) Cost(S) < 0 then $S \leftarrow NewS$
- 13) **until** (Time > Maxtime)

In this procedure, only one RangeSide will be selected to change the sequence of groups. The rest of groups constrained in other RangeSide are located in the same order as the pin configuration chart pre-defined by the designers.

B. SA Pin-Block Planner

In order to explore more in the solution space and obtain greater improvement, we propose the second method to optimize the pin-out. First we introduce a special representation for pin-block planning in this method, then we describe the floorplanning approach.



Fig. 5. Examples of perturbation process. (a) is the initial configuration. (b) is the first perturbation case, the RangeSide2 has been selected and the group orders are exchanged in RangeSide2 (Step 1). The first pin location of Group3 is randomly decided, then the planner places the pins in the selected RangeSide (Step 2 and 3). Finally, the sequence of the groups defined in the remainder RangeSide will follow the updated CNS (Step 4). (c) and (d) are the other two perturbation cases.

1) The Cyclic Number Set (CNS) Representation: The fundamental problem to floorplanning or placement lies in the representation of geometric relationship among modules [2]. Based on the consideration of the constraints and flexibility in pin-block planner, we propose a Cyclic Number Set (CNS) representation. This representation is specially designed for pin-block planning since it can represent the adjacent relationship between blocks and the starting point of arranging pin-out. It can also describe all variables in perturbation. Fig. 4 shows an example, the parentheses followed by an index represent the RangeSide, and those indices I, II, III and IV represent RangeSide1, RangeSide2, RangeSide3 and RangeSide4 respectively. Pin-block groups which are constrained in each RangeSide are denoted as a number set within the parenthesis. Moreover, the placement sequence of pin-blocks is determined by the order of number set. For instance, the location of pin-blocks shown in Fig. 4 will be represented as CNS=(1)I(2, 3)II(4)III(5, 6)IV. It presents that RangeSide1 is the first RangeSide randomly selected by the planner, and the first group to be placed in this RangeSide is group1. RangeSide2, the next selected RangeSide2, and so forth.

Unlike other representations in floorplanning/placement which are complicated and inapplicable for pin-block planning, the CNS representation describes the physical region and the relationship among pin-blocks. Once the CNS has been determined based on designer input, the planner can easily place the pin-blocks. Compared with the pin-block floorplanner in [7] (information from the authors), which used 2-D array to store the locations for all pins, our planner can simply and efficiently transform the representation to real pin-block placement.

2) Simulated Annealing Based CNS Floorplanning: The features of CNS presented above simplify the transformation between representation and pin-block placement. They also facilitate the optimization of pin-block planning in our simulated annealing (SA) based algorithm. The optimization process is described as follows:

- Solution Perturbation and Neighborhood Structure
- Step 1: Randomly select one RangeSide from the CNS of initial (or previous) solution.
 - Move: Randomly choose two groups in this RangeSide, then exchange their sequence.
- Step 2: Randomly decide the first pin location of the updated first group then place the pin-block.
- Step 3: The rest groups defined in the selected RangeSide will be placed along the updated sequence determined in previous move.
- Step 4: The remainder of the groups defined in the other RangeSide will be placed according to the sequence determined in previous solution.
- Step 5: Generate a new CNS representation for the updated solution.



Fig. 6. Estimations of the cost for RangeSide1. The cost/penalty is the placement deviation induced when pin-blocks are placed away from the defined region ($XI \le x \le Xr$). By minimizing the total cost, the pin-blocks will be located near the center boundary which is the preferred region for IPs in package design, and the wirelength in PCB escape routing will be reduced.

To produce a feasible solution, after randomly selecting one RangeSide from the CNS of previous solution, it will randomly choose two groups in the selected RangeSide and swap their sequence thus modify the CNS. The rest of steps will proceed depending on the perturbed CNS. Fig. 5 shows the examples of perturbation processes, (a) is the initial/previous solution and the placement of pin-blocks starts from group1 in RangeSide1. Since the RangeSide has been perturbed, the planner revises the CNS and the placement will be reinitiated from RangeSide2 as shown in Fig. 5(b). According to the move, the group orders in RangeSide2 are exchanged (first step). Next, the first pin location of group3 is randomly decided, and the planner places the pins of group3 and group2 (second and third steps) After those steps, the rest groups must be located along the range constraints and the sequence described in the perturbed CNS (fourth step). Finally, our method will generate a new CNS of modified pin-block location for next iteration (fifth step). Fig. 5(c) and (d) show the other two perturbation cases.

Annealing Schedule: our SA planner uses the following schedule to minimize the cost function, then obtains an optimized pin-out.

$$-T0 = 100; \alpha = 0.9; M = 5; Maxtime = 500.$$

where To is the initial temperature, α is the cooling rate, M represents the times until the next parameter update, and Maxtime is the total allowed time for the annealing process. After we obtain the initial solution, the perturbation procedure described above will be invoked to perturb this given solution, then get the new solution which has the minimum cost. The annealing process proceeds iteratively to obtain the best cost.

The major difference between these two methods is the perturbation process. The Rand planner optimizes the cost by iteratively changing the group sequence within one RangeSide. For the remainder of pin-blocks in the other RangeSide, it keeps the same order without the perturbation process. On the contrary, the SA planner will proceed perturbation for the order of pin-block groups in selected RangeSide, then the rest groups will follow the sequence of previous optimized solution and obtain larger improvement.

C. Optimizing Objective Function

For the purpose of optimizing the pin-out designation, we formulate the penalty term which is the deviation of desired pin-block location as our cost function. Its value is the square of the distance estimate between the pin location and the defined placement boundary. As shown in Fig. 6, designer can define a more precise boundary for assigning pins according to the floorplan of corresponding IPs. Therefore, those pins will obtain zero penalty when they are placed within the preferred region ($X_1 \le x \le X_r$). The detailed estimation of penalty term in RangeSide1 is formulated as follows:

- Region 1: Penalty = $(|y| + |w4 Xl|)^2$ when $1 \le x \le w4$, $1 \le y \le (h1 + hcore/2)$ Region 2: Penalty = $|x Xl|^2$ when $w4 + 1 \le x \le Xl$, $1 \le y \le h1$
- Region 3: Penalty =0 when $Xl \le x \le Xr$, $1 \le y \le h1$
- Region 5: Penalty = $|Xr x|^2$ when $Xr \le x \le (w4 + wcore + w2), 1 \le y \le h1$ Region 5: Penalty = $[|Xr (w4 + wcore + w2)| + |y h1|]^2$ when $(w4 + wcore + 1) \le x \le (w4 + wcore + w2), (h1 + 1) \le y \le (h1 + hcore/2)$

TABLE I THE SUMMARY OF FIVE TEST CASES WHICH HAVE ENTIRELY DIFFERENT CHARACTERISTICS. THE GROUP NUMBER IS THE AMOUNT OF INTERFACES BETWEEN CHIPSET AND INDIVIDUAL COMPONENTS.

	Group NO.	Signal Pin NO.	Power Pin NO.	Total Pin NO.
Test Case I	6	254	80	334
Test Case II	6	346	48	394
Test Case III	20	510	168	678
Test Case IV	25	504	216	720
Test Case V	27	770	232	1002

TABLE II COMPARISONS OF PENALTY TERM (PLACEMENT DEVIATION) FOR [7], Rand AND SA PIN-BLOCK PLANNERS. THE RESULTS SHOW THAT OUR APPROACHES BOTH HAVE SIGNIFICANT IMPROVEMENT IN ALMOST ALL TEST CASES ("Imp." IS THE IMPROVEMENT ON THE PENALTY TERM).

	[7]	Rand			SA		
	Penalty	Penalty	Imp. (%)	Time	Penalty	Imp. (%)	Time
Test Case I	6200	2619	+57.76	< 1.0 min	2619	+57.76	< 2.0 min
Test Case II	8708	5802	+33.37	< 2.5 min	5802	+33.37	< 3.5 min
Test Case III	27048	19936	+26.29	< 4.5 min	14818	+45.25	< 6.0 min
Test Case IV	31590	20348	+35.59	< 4.5 min	16961	+46.31	< 6.0 min
Test Case V	77614	68362	+11.92	< 7.0 min	51079	+34.19	< 9.5 min
Avg.	_	_	+32.95	—	_	+43.38	—

By minimizing the total cost, our methodology not only decreases the signal-net length but also locates the pin-blocks near the defined boundary. Therefore, the pin-block planner achieves the requirements of shorter path length and length-matching on package design and PCB routing.

IV. EXPERIMENTAL RESULTS

We have implemented our methodology in C++ and the platform is on Intel Pentium M 1.7GHz with 512MB memory. Five industrial chipset cases, which act as bridges of all components on motherboard are used as our benchmarks (shown in Table I). In the experiments, the penalty term (in Section III.C) which is the placement deviation is considered as our cost function. For the reason of acquiring shorter path length and length-matching on package design and PCB routing, designer can define a preferred region then force the pin-blocks to be planned in that boundary by minimizing the penalty term. In our experiments, we set the center area of each package side as the preferred region as shown in Fig. 6.

Experimental results are presented as the comparisons of the Rand and SA pin-block planners with our implementation for in [7]. We set the same iteration time (Maxtime) in Rand and SA planner. Although the SA planner needs more runtime, the results shown in Table II demonstrate that the SA planner is better than others in average. Table II also shows that Rand and SA planner both have positive improvement in penalty term when compared with that in [7], and the runtime of designating and optimizing final pin-out for all test cases is less than ten minutes. For the design which has enormous pin-block groups, our approaches can obtain the significant improvement¹. In order to show the efficiency of our pin-block location representation, we implement the method in [7] with CNS. Table III shows that the pin-block planner will work efficiently by using CNS representation.

As described in the definition of RangeSide, signal pins located in RangeSide1 will route nets toward the south of PCB board then connect with the components. Hence, when our algorithm is finding the minimum cost, it is to drive the pin-blocks to move to the center of RangeSide1 thus theoretically minimize the signal-net length. Therefore, the optimized pin-out designation will be evaluated by means of

We observe that the results of our two improved methods are identical in test case I and II. That is because those two test cases have fewer group number, the improved planners have less margins to minimize the cost.



Fig. 7. The wirelength estimate for RangeSide1. The wirelength is calculated in Manhattan distance from signal pin to the reference line (dotted line on the bottom).

calculating the performance metric, the total wirelength. Fig. 7 shows an example of wirelength estimation for pins located in RangeSide1. It is estimated in Manhattan distance from signal pin to the reference line (indicated in a dotted line) of each package side. The wirelength estimates for RangeSide1 are listed below:

- Region A: WireLength = |x| + |y| when $1 \le x \le w4$, $1 \le y \le (h1 + hcore/2)$
- Region B: WireLength = |y| when $(w4 + 1) \le x \le (w4 + wcore + w2), 1 \le y \le h1$
- Region C: WireLength = $|x (w4 + wcore + w2 + 1)| + |y|when (w4 + wcore + 1) \le x \le (w4 + wcore + w2)$,
 - $(h1 + 1) \le y \le (h1 + hcore/2)$

According to the definition of RangeSide, the reference lines used for calculating the wirelength in RangeSide2, RangeSide3 and RangeSide4 will be established in the east, north and west of package individually. The results of wirelength estimation are shown in Table IV. Again, in most cases Rand and SA planners both have positive improvements over [7] by minimizing total cost. However, there are negative improvements produced by our planners in test case I. Because the pin-block size and group number in each RangeSide are varied, in our planners all pin-blocks will be located near each center of RangeSide to optimize the package performance for high speed IPs. In this case the wirelength will be increased slightly due to the compromise between penalty of each RangeSide.

Fig. 8 shows the pin-out designation of test case I. The pin-out planner of [7] places the most pins of group3, group5 and group6 at the package corner as shown in Fig. 8(a), thus causes the difficulty in achieving the signal integrity of package design. Fig. 8(b) shows the optimized results, each group move to the center area of RangeSide. The results shown in Table II and IV indicate that in most cases our methodologies not only consider the package design but also minimize the wirelength in PCB escape routing.

V. CONCLUSION

We have proposed two improved pin-block planners with range constraints and a representation for automating pin-out designation. Based on the method of pin-block design in [7], our approach minimizes the package size and considers SI, PI and RA as that in [7]. The experimental results show that the proposed methodologies provide significant improvement especially for large number of pin-block groups. Furthermore, we can use the range concept to restrict the pin-block location within the preferred region thus optimize the package performance and board wire-planning.

REFERENCES

[1] "Designing with High-Density BGA Packages for Altera Devices". Application Note of Altera Corporation, AN-114-4.0, February 2006.

TABLE III THE EFFICIENCY OF OUR CNS REPRESENTATION ON [7]. THE RESULTS SHOW THAT THE CNS REPRESENTATION CAN FACILITATE THE PLACEMENT OF PIN-BLOCKS EFFECTIVELY.

	Time (w/o CNS)	Time (w/ CNS)
Test Case I	$5 \ sec$	$2 \ sec$
Test Case II	$5 \ sec$	$4 \ sec$
Test Case III	—	$7 \ sec$
Test Case IV	—	$7 \ sec$
Test Case V	_	$10 \ sec$

TABLE IV COMPARISONS OF WIRELENGTH WITH APPROACHES IN [7], Rand AND SA PIN-BLOCK PLANNERS. THE RESULTS SHOW THAT OUR TWO IMPROVED METHODS BOTH HAVE POSITIVE IMPROVEMENT OVER [7] EXCEPT THE TEST CASE I ("Imp." IS THE IMPROVEMENT ON THE TOTAL WIRELENGTH "WL").

	[7]	Rand		SA	
	WL	WL	Imp. (%)	WL	Imp. (%)
Test Case I	1199	1216	-1.42	1216	-1.42
Test Case II	1712	1650	+3.62	1650	+3.62
Test Case III	2406	2350	+2.33	2226	+7.48
Test Case IV	2442	2263	+7.25	2173	+11.02
Test Case V	4124	3838	+6.94	3592	+12.90
Avg.	—	—	+3.74	—	+6.72



(a)



Fig. 8. The results of pin-out designation in test case I (CNS=(1)I (2, 3)II (4, 5)III (6)IV). (a) is generated by [7], where the group3, group5 and group6 are located at the corner of package. (b) is optimized by SA planner, each group will move to the center of package which is the preferred location for high performance package design.

[2] Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu. "B*-Trees: A New Representation for Non-Slicing Floorplans". In *Proceedings IEEE/ACM Design Automation Conference*, pages 458–463, 2000.

[3] S.-S. Chen, W.-D. Tseng, J.-T. Yan, and S.-J. Chen. "Printed Circuit Board Routing and Package Layout Codesign". In *Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems*, pages 155–158, 2002.

[4] T.-O. Chong, S.-H. Ong, T.-G. Yew, C.-Y. Chung, and R. Sankman. "Low Cost Flip Chip Package Design Concepts for High Density I/O". In *Proceedings of IEEE Electronic Components and Technology Conference*, pages 1140–1143, 2001.

[5] A. Hasan and D. Sato. "BGA Package Ball Field Interaction with Manufacturing and Design". In *Proceedings of IEEE Electronic Componenets and Technology Conference*, pages 326–333, 2004.

[6] Y.-H. Jiang, J. Lai, and T.-C. Wang. "Module Placement with Pre-Placed Modules Using the B*-Tree Representation". In *Proceedings Internationl Symposium on Circuits and Systems*, pages 347–350, 2001.

[7] R.-J. Lee, M.-F. Lai, and H.-M. Chen. "Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign". In *Proceedings IEEE Asia and South Pacific Design Automation Conference*, pages 804–809, 2007.

[8] J.-M. Lin, H.-E. Yi, and Y.-W. Chang. "Module Placement with Boundary Constraints Using B*-trees". In *IEE Proceedings–Circuits, Devices and Systems*, pages 251–256, 2002.

[9] H. Murata, K. Fujiyoushi, S. Nakatake, and Y. Kajitani. "Rectangle-Packing-Based Module Placement". In *Proceedings IEEE/ACM International Conference on Computer-Aided Design*, pages 472–479, 1995.

[10] A.-H. Titus and B. Jaiswal. "A Visualization-Based Approach for Bump-Pad/IO-Ball Placement and Routing in Flip-Chip/BGA Technology". In *IEEE Transactions on Advanced Packaging*, volume 29, pages 576–586, Aug. 2006.

[11] F.-Y. Young and D.-F. Wong. "Slicing Floorplans with Pre-Placed Modules". In *Proceedings IEEE/ACM International Conference on Computer-Aided Design*, pages 252–258, 1998.

[12] F.-Y. Young, D.-F. Wong, and H.-H. Yang. "Slicing Floorplans with Boundary Constraints". In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, volume 18, pages 1385–1389, Sep. 1999.

[13] F.-Y. Young, D.-F. Wong, and H.-H. Yang. "Slicing Floorplans with Range Constraint". In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, volume 19, pages 272–278, Feb. 2000.

[14] M.-F. Yu and W.-M. Dai. "Single-Layer Fanout Routing and Routability Analysis for Ball Grid Arrays". In *Proceedings IEEE/ACM International Conference on Computer-Aided Design*, pages 581–586, 1995.