

Performance Improvement and Scalability of Nonoverlapped Implantation nMOSFETs With Charge-Trapping Spacers as Nonvolatile Memories

Erik S. Jeng, Chia-Sung Chiu, Chih-Hsueh Hon, Pai-Chun Kuo, Chen-Chia Fan, Chien-Sheng Hsieh, Hui-Chun Hsu, and Yuan-Feng Chen

Abstract—This paper explores gate-to-source/drain nonoverlapped implantation (NOI) devices that function as nonvolatile memories (NVMs) by trapping charges in the silicon nitride spacers. These NOI nMOSFET devices with improved NVM characteristics were simulated and demonstrated. For a 0.8 V shift in the threshold voltage, the programming and erasing speeds of NOI devices are as fast as 40 and 60 μ s, respectively. Improvements of other related NVM characteristics, including charge retention and cycling endurance, are reported. Finally, the scalability of NOI devices is simulated and discussed.

Index Terms—Charge trapping, nonoverlapped implantation (NOI), nonvolatile memory (NVM).

I. INTRODUCTION

WITH THE critical dimension of conventional floating gate memories approaching its limit in tunneling oxide [1], novel SONOS-based nonvolatile memory (NVM) devices that use silicon nitride (SiN) dielectrics as their charge trapping or storing media are being introduced [2]–[4]. Commercially available SONOS memories have been developed as two-bit-per-cell applications for high-density NVM memories [5]–[8]. Novel operating schemes such as PHINES offer improved performance [9]. Nevertheless, such SONOS devices are facing difficulties in two-bit separation, oxide–nitride–oxide downscaling, and reduction of processing complexity, as they proceed into the deep-submicrometer regime. Recently, the use of SiN spacers as the charge trapping media has provided another means of resolving these issues [10]. Fukuda *et al.* [11] reported similar SiN sidewall devices for NVM applications. However, their performance in terms of such factors as program/erase (P/E) speed does not compete with that of currently available SONOS memories. The operating speed of these SiN-spacer-trapping NVM devices seems unsatisfactory as their SiN spacer length is reduced to only 20 nm, and they suffer from poor cycling endurance and charge retention [12].

Manuscript received May 29, 2007; revised August 27, 2007. The review of this paper was arranged by Editor C. Jungemann.

E. S. Jeng, C.-H. Hon, P.-C. Kuo, C.-C. Fan, C.-S. Hsieh, and H.-C. Hsu are with the Department of Electronic Engineering, Chung Yuan Christian University, Chung-Li 32023, Taiwan, R.O.C. (e-mail: erikjeng@cycu.edu.tw).

C.-S. Chiu is with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

Y.-F. Chen is with Applied Intellectual Properties, Ltd., Taipei 11490, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TED.2007.908598




Fig. 1. Operation and structure of a two-bit-per-transistor NOI nMOSFET. These two bits can be programmed and erased by CHEI and HHEI, respectively. “Reverse Read” is used to access the stored bit in each SiN spacer.

A newly developed SiN spacer-trapping nMOSFET with gate-to-source/drain (S/D) nonoverlapped implantation (NOI) was simulated to elucidate its device structure and electrical properties. This single transistor with multibit-per-cell NVM capability is very promising, since its compact structure provides a high-density memory array. The NOI devices can be manufactured without additional masks and complex processes such as multiple polysilicon layers and ONO gate dielectrics. These advantages make NOI devices extremely attractive for embedded NVM applications in standard logic CMOS technologies. Unlike that of the other SONOS-based NVM devices, the scaling risk of two-bit charge merging can be avoided in NOI devices, because the two bits in an NOI device are stored in two SiN spacers, which are physically separated by the gate electrode and gate oxide. NOI devices can independently adjust the gate oxide and tunneling oxide thickness, making them simpler and more robust than other SONOS-type NVM devices. The processing of the new NOI nMOSFET device studied herein is first simulated. After its doping profile is obtained, the operating schemes are prescreened by simulating its potential and electrical fields under various P/E conditions. The NOI devices are then fabricated by a foundry process and later characterized to verify their electrical performance.




Fig. 2. Brief process flow of an NOI nMOSFET. It is fabricated by omitting the LDD implantation using a $0.25\ \mu\text{m}$ CMOS process. The NOI device's channel and gate oxide regions to be simulated are also indicated in the process step (d). (a) Gate oxide and gate formation. (b) Spacer formation. (c) S/D implantation. (d) S/D annealing.

II. DEVICE DESIGN

A. Operating Principle

Fig. 1 schematically depicts the structure and operations of NOI NVM devices. The programming operation is based on the channel hot electron injection (CHEI) in an NOI channel region under the SiN spacer. The injection of electrons into the SiN spacer results in an increased threshold voltage (V_{th}) as a programmed state. The erasing operation is based on hot-hole enhanced injection (HHEI) from a P-well into the SiN spacer. These injected holes cause a decreased threshold voltage as an erased state. A “reverse read” scheme is implemented by interchanging the source and drain electrodes to reverse the original programming current direction, since the channel current is more sensitive to charges trapped near the source/channel barrier [8]. As also shown in Fig. 1, the gate electrode in the NOI nMOSFET acts as a select gate between two separated SiN spacers and a control gate that manipulates carrier injection via its fringing field in each SiN spacer.

B. Device Fabrication

Fig. 2 depicts the process flow of NOI nMOSFETs. Compared to the process of typical logic devices, NOI devices are fabricated simply by omitting the lightly doped drain (LDD) implantation in the $0.25\ \mu\text{m}$ CMOS technology. A 7-nm-thick gate oxide is chosen for high-voltage operations and for reasons of reliability. After the polysilicon gate is formed, a thin oxide layer is regrown to a thickness of about 6.5 nm. This oxide layer is designed for carrier tunneling and leakage blocking of stored charges during P/E operations. An SiN layer is deposited by LPCVD process and etched back to form side-wall LDD spacers after the tunneling/blocking oxide is grown. The final spacer length is measured to be 125 nm. The N-type S/D implantation is performed after the SiN spacers are formed.

According to the simulated doping profile, the lateral diffusion length under the SiN spacer is about 50 nm following thermal activation. Accordingly, the gate-to-S/D nonoverlapped channel length under the spacer, which is the lateral gap between the diffusion junction of the N-type S/D and the side-wall edge of the gate electrode, is about 75 nm. Two nonoverlapped channels of an NOI device are simultaneously formed under the SiN spacers, and their spacer length significantly exceeds those reported elsewhere [10]–[12].

C. Simulation of Potential and E-Field

Commercially available TCAD tools [13], including process and device simulators, are utilized to determine the proper operating conditions before electrical characterization.

First, the device reliability has to be considered to tune its operating conditions since NVM devices are stressed in strong fields. Before the P/E operation of NOI devices can be optimized, several fundamental device limitations, including gate oxide reliability, source-to-drain punchthrough and S/D junction breakdown need to be taken into account. The gate oxide reliability limits the applied gate voltage (V_G) while the punchthrough and junction breakdown constrain the drain voltage (V_D). For typical $0.25\ \mu\text{m}$ technology, the LDD nMOSFETs with 7 nm gate oxide are constantly operated at only 3.3 V to ensure long-term reliability. Their drain junction typically reaches breakdown at about 8 V and subchannel punchthrough takes place at about 7 V. The punchthrough voltage of the new NOI device is 8 V, which is higher than those of LDD devices and previously reported NOI devices whose SiN spacer length is only 80 nm [10], because they have longer SiN spacers. The total effective channel length of this new NOI device is estimated to be about $0.4\ \mu\text{m}$, which results in an increased punchthrough voltage.

The NOI's potential along the channel and the electric field in the gate oxide, as indicated in Fig. 2(d), are compared by




Fig. 3. Maximum programmed oxide fields above the NOI and central channels of the simulated NOI devices are compared among different V_G and V_D . The maximum oxide field increases as V_G increases and declines as V_D increases.

the simulation. Various devices with different NOI channel lengths are examined by adjusting the lengths of their SiN spacers. Their identical S/D doping profiles result in a constant lateral diffusion length of 50 nm throughout this paper. Fig. 3 compares the maximum programmed oxide fields above the NOI and the central channels of the simulated NOI devices among different V_G and V_D for an SiN spacer length of 125 nm. The oxide fields of NOI devices with 65 and 80 nm SiN spacers are also simulated for benchmarking, and are highlighted in Fig. 3. These 80 nm-SiN and 65 nm-SiN NOI devices are emulated based on devices and P/E conditions in other works [10], [11], respectively. A key consideration to improve the NOI's programming speed is the increase in the oxide field above the NOI channel and the maintenance of a low oxide field above the central channel at the same time. The oxide field above the central channel of a 125 nm-SiN NOI device was weaker than that of an 80 nm-SiN NOI device under the same drain bias, and was even weaker under higher drain voltages. For $V_G > 6$ V, the 125 nm-SiN NOI device had higher oxide fields above the NOI channels than those of an 80 nm-SiN NOI device. This increased oxide field above the NOI channel is expected to enhance hot electron injection during programming. Upon consideration of the drain junction breakdown and punchthrough, the NOI maximum operating V_D value is limited to 7 V. As indicated in Fig. 3, the maximum oxide field of this paper biased at $V_D = 7$ V and $V_G = 8$ V is less than that reported elsewhere at biases of $V_D = 5$ V and $V_G = 6$ V [10]. Fig. 4 plots the simulated channel potential distributions in current and previous NOI devices. Fig. 4 also indicates that the potential distribution is divided into three distinct segments, corresponding to two NOI channels under the SiN spacer regions and the central channel region under the polygate. Since the average fringing capacitance between the gate and the NOI channel is much less than the normal gate oxide capacitance, a relatively high turn-on channel resistance and large voltage drop are expected in the NOI channels,




Fig. 4. Channel potential distributions of the current and previous NOI devices having different SiN spacer lengths are simulated under programming conditions. The potential distribution is divided into three segments, corresponding to two NOI channels under SiN spacers and the central channel region under the polygate.




Fig. 5. Oxide field distributions of the current and previous NOI devices having different SiN spacer lengths are simulated under programming conditions. The maximum programmed oxide field in the central channel region is only about 6.25 MV/cm, which is still lower than the NOI's field in the cited work [10].

such that the central channel potential exceeds the source potential, 0 V. Under programming, the gate oxide field is formed between the gate ($V_G = 8$ V) and central channel potentials, ranging from about 3 V at the source-side gate edge to 3.5 V at the drain-side gate edge. Consequently, the condition $V_G = 8$ V and $V_D = 7$ V for programming the new NOI device introduces an oxide potential, which is much less than that of a normal LDD nMOSFET. Fig. 5 plots the simulated oxide fields of these two NOI devices under programming. The high voltage drop is formed in the source-side NOI channel region such that the maximum programmed oxide field in the central channel region is only about 6.25 MV/cm, which is still lower than the NOI's field in the cited work [10].




Fig. 6. Lateral channel field distribution under a SiN spacer with different SiN spacer lengths are simulated under specified programming conditions. Compared to the NOI devices with 65 and 80 nm SiN spacers, the NOI device with 125 nm SiN spacers shows the decreased maximum lateral electrical field near its drain junction.

Fig. 6 plots the lateral channel field under an SiN spacer with SiN spacer lengths of 65 nm, 80 nm, and 125 nm under specified programming conditions. The figure reveals that the NOI device with 65 nm SiN spacers has the highest E-field, at about 0.67 MV/cm [10], near its drain junction. However, the peak field in programming the NOI device with 125 nm SiN spacers is higher, at about 0.75 MV/cm, than that of the cited work [10]. The simulations in Figs. 5 and 6 indicate that the programming field of the new NOI using $V_G = 8$ V, $V_D = 7$ V, and $V_S = 0$ V has relaxed the gate oxide stress and enhanced the channel carrier acceleration, as compared to those under operating conditions in the cited work [10]. The SiN spacer length effects of the NOI devices during programming were discussed and simulated. As shown in Figs. 4–6, the potential and electrical field in the central channel region and the lateral electrical field under the SiN spacer regions fall as the SiN spacer length increases. The electrical potential and field applied to the devices are reduced because a longer SiN spacer corresponds to a longer NOI channel region and a higher turn-on channel resistance in the NOI devices. The concern regarding the oxide-related reliability, associated with the high applied voltages, is relieved in NOI devices with an extended spacer length. Restated, NOI devices with a higher programming voltage and longer SiN spacers exhibit improved programming speed and improved oxide-related reliability.

Fig. 7 shows the maximum induced gate oxide field in simulated NOI devices with 125 nm SiN spacers under various drain and gate biasing conditions in the erasing operation, as well as under two reference conditions from other works [10], [11]. The maximum erased oxide field above the central channel is independent of V_D because the channel is not turned on. A relatively low oxide field is necessary to erase NOIs since a long erasing time is expected, as previously reported [10]. However, the low oxide field near the drain junction may result in slow hole injection. Again, the key consideration in erasing is to maintain a sufficiently strong oxide field above




Fig. 7. Maximum gate oxide field in NOI devices under various drain and gate biasing conditions are simulated in the erasing operation. The maximum erased oxide field is mainly dependent on V_D under low V_G biasing (< 2 V) and dominated by V_G under high V_G biasing (> 2 V).




Fig. 8. Electrical field distributions in the gate oxide of the current and previous NOI devices are simulated under specified erasing conditions. A local maximum electric field of the current NOI device is induced near the drain junction and similar to that of an earlier NOI device under the same drain bias.

the NOI channel and reduce the oxide field above the central channel. Under the condition $V_D = 7$ V and $V_G = -4$ V, the resulting electric field of the gate oxide increases to about 4 MV/cm above the central channel, as indicated in Fig. 8. Under specified conditions, a local maximum electric field of as high as 2.5 MV/cm is induced near the drain junction, where the field is similar to that of an earlier NOI device [10]. This simulated oxide field ensures that no lowering of the significant erasing field below those obtained previously.

III. RESULTS AND DISCUSSION

A. P/E Speed

Fig. 9 shows the programming characteristics of new NOI devices with a fixed $V_D = 7$ V and various V_G from 6 to 8 V. Fukuda *et al.* [11], [12] improved the programming fringing




Fig. 9. Programming and erasing characteristics of the current NOI device are examined with a fixed $V_D = 7$ V. The programming time of $40 \mu\text{s}$ is needed to yield a V_{th} shift of 0.8 V at $V_G = 8$ V and $V_D = 7$ V. The erasing time of $60 \mu\text{s}$ is needed to yield a V_{th} shift of 0.8 V at $V_G = -4$ V and $V_D = 7$ V.

field by about 30% by using a thinner SiO₂ under the SiN sidewall spacer than that under polysilicon gate, increasing the write/erase efficiency. However, Fukuda's proposal may also degrade charge retention since the tunneling oxide is too thin to retain the trapped charges in the SiN spacers. The fastest programming was found at $V_G = 8$ V, with the highest fringing field. The programming speeds of two similar devices in other works [10], [11] are highlighted in Fig. 9 for direct comparison.

Lusky *et al.* [7] proposed that the charge injection and trapping region in NROM was about 40 nm wide. Fukuda *et al.* [11], [12] also reported a sidewall trapping nMOSFET with a 20 nm-wide SiN spacer but achieved a programming time of only 100 ms in programming speed. However, based on current NOI doping simulation, the NOI's gate-to-drain nonoverlapped region under the spacer is significantly increased from the previous works' 25 to 75 nm, where the NOI device can still be programmed to yield the same V_{th} shift as previous works in $40 \mu\text{s}$. The fringing capacitance and local V_{th} measurement of the NOI device herein suggest that these injected and trapped charges are very sensitive to local V_{th} through the relatively low fringing capacitance, resulting in fast programming. The programming speed of NOI devices was improved by raising its operating voltages and extending the SiN spacer length. However, this improvement is attributable not only to an increase in operating voltage. For a given technology node, the new NOI devices are inherently better for high-voltage operations, in terms of gate oxide reliability and punchthrough capability. The programming speed of an NOI device is still less than that of the currently used NROM because NOI has a low fringing field in the charge injection region. Nevertheless, the full compatibility with industrial logic processes and the need for no extra mask are the major advantages of NOI devices. This programming speed can be improved by increasing the fringing field, but the gate oxide then suffers from reliability issues. Simulation and measurement results suggested that increasing the gate oxide thickness of the NOI will relieve the gate oxide stress and

maintain a sufficient tunneling oxide field over the NOI channel to enhance charge injection.

Fig. 9 also presents the erasing characteristics of new NOI devices. The erasing speed was characterized with V_D fixed at 7 V and V_G varied from -2 to -4 V. For fixed V_D , V_G can be varied to increase the erasing speed and the programming speed of the new NOI devices. Under the same erasing conditions, $V_G = -1$ V and $V_D = 7$ V, the new NOI device is slower than that previously described [10]. The erasing speed is improved to about $60 \mu\text{s}$ under the condition $V_G = -4$ V and $V_D = 7$ V for a V_{th} shift of -0.8 V. The erasing speeds of those devices in the cited literature [10], [11] are also highlighted in Fig. 9 for direct comparison. Unlike the conventional SONOS-type NVMs, the new NOI device has a fast erasing speed that is of the same order of magnitude as its fastest program speed in the experiment conducted herein.

B. Disturbance, Cycling Endurance, and Charge Retention

The effects of high drain field disturbance under P/E bias (namely $V_D = 7$ V) on the NOI device must be verified in array patterns that correspond to two basic cases: 1) common drain and 2) common S/D. Fig. 10 plots the V_{th} loss of the programmed and erased bits under two disturbing prevention conditions for 1) suppression of common drain disturbance and 2) suppression of common S/D disturbance. The V_{th} loss of programmed bits can be effectively suppressed under these two disturbing prevention conditions. The P/E window closure is as large as 0.18 V for a disturbing time of 10 s under the condition $V_G = V_S = V_B = 0$ V and $V_D = 7$ V. It can be well suppressed to only about 0.04 V by applying the other condition, which is $V_G = V_S = 3.5$ V, $V_D = 7$ V, and $V_B = 0$ V.

The new NOI nMOSFETs with extended SiN spacer lengths have advantages in relaxing the oxide field under high-voltage programming conditions based on the above simulation. A simple V_G switching operation without changing the applied V_D




Fig. 10. V_{th} shifts of programmed and erased bits are measured under two disturbing prevention conditions $V_G/V_D/V_S = 0/7/0$ V and $3.5/7/3.5$ V. The P/E window closure can be well suppressed to about 0.04 V by applying the condition $V_G = V_S = 3.5$ V and $V_D = 7$ V.




Fig. 12. Cycling endurance of the new NOI nMOSFET is examined. The NOI's P/E window between programmed and erased states remains 90% of its initial P/E window at 10K cycles.




Fig. 11. Typical I_D-V_G curves of the current NOI nMOSFET in initial, programmed, and erased states. They are measured by the "Reverse Read" scheme at $V_D = 1.5$ V.

was used for both programming and erasing NOI. Fig. 11 plots the typical I_D-V_G characteristic curves of an NOI nMOSFET in initial, programmed and erased states. The V_{th} shift reaches 0.8 V after programming, and V_{th} returns to its initial state after erasure. A very little mismatch exists between the initial and erased I_D-V_G curves. This mismatch may be attributed to the difference between programming and erasing carrier injection sites and distributions [14].

The endurance of a cycled NOI nMOSFET is again shown to be much improved, as illustrated in Fig. 12. One P/E cycle comprises the sequence bit-1-programmed, bit-2-programmed, bit-1-erased and bit-2-erased. An overerase approach is used to improve P/E window separation. This P/E cycling scheme can be implemented more than 10K times. However, it has a similar positive V_{th} shift in both programmed and erased states, as described in the cited work [10]. Throughout 10K cycles, the absolute P/E window between the minimum programmed state and maximum erased state is kept at 50% of its initial




Fig. 13. Charge retention of an NOI nMOSFET with one single bit programmed is characterized under various temperature conditions. An extrapolated V_{th} loss of 0.25 V is observed under 150 °C for ten years.

P/E window. At 10K cycles, the P/E window between the programmed and erased states remains 90% of its initial P/E window, and is better than that described in the cited work [10] for the same number of cycles. After 10K P/E cycles, the NOI device is degraded by damage to its gate oxide and junctions. No obvious difference exists between bit-1 and bit-2 in two-bit P/E cycling.

Fig. 13 shows the charge retention of an NOI nMOSFET with one single bit programmed under various temperature conditions (25 °C, 85 °C, and 150 °C). A V_{th} loss of less than 0.1 V was found after 5K min at temperatures of 25 °C and 85 °C. A V_{th} loss of NOI devices of as much as 0.25 V is found at the highest temperature, which is 150 °C, as determined by extrapolation to ten years.

IV. DEVICE SCALABILITY

Exploring the scaling ability of NOI devices is important in meeting high density memory demand. The initial V_{th} and the amount of charge trapped in the programmed state under




Fig. 14. Initial V_{th} and the amount of stored electrons for $\Delta V_{th} = 0.8\text{ V}$ are simulated at various gate lengths. The number of required trapped charges is about 300 as the gate length is varied.

various device dimensions are simulated and discussed. The programmed NOI device is simulated by placing a single charge bar in the SiN spacer and above the drain junction. The length of the charge bar equals that of the NOI channel plus a 20 nm overlap on the drain region and the height of the charge bar is a fixed 2 nm [7]. The initial I_D-V_G of the NOI is first simulated without charge trapping, and the results were fitted with measured data. The programmed I_D-V_G is then simulated by adjusting the charge density in the charge bar to represent trapped charges.

A. Gate Length Scaling

The gate length scaling of NOI devices is examined. The initial V_{th} of a NOI device is simulated at different gate lengths, and the results are shown in Fig. 14. The initial V_{th} of nonprogrammed NOI devices correlates weakly with their gate lengths. The initial V_{th} is kept almost constant at 1.25 V while the gate length declines from 0.35 to 0.18 μm . The amount of trapped charges that are required to program a NOI device with $\Delta V_{th} = 0.8\text{ V}$ is also deduced at different gate lengths, as shown in Fig. 14. The number of required trapped charges is about 300, not varying significantly as while the gate length is scaled.

B. Spacer Length Scaling

Comparing the performance of the NOI herein with that in the cited work indicates that the spacer length is crucial in NOI devices because it is strongly related to the NOI channel length, the fringing field, and the fringing capacitance [10]. Fig. 15 plots the initial V_{th} of NOI devices with various SiN spacer lengths. The initial V_{th} increases from 0.65 to about 2.3 V as the SiN spacer length is increased, indicating that the NOI devices are very sensitive to their SiN spacers. Increasing the NOI channel length reduces the fringing field near the drain junction, such that a higher local threshold voltage is required to turn on the NOI channel [15]. Fig. 15 also plots the simulated




Fig. 15. Initial V_{th} and amount of stored electrons for $\Delta V_{th} = 0.8\text{ V}$ are simulated at various SiN spacer lengths. As the SiN spacer length increases from 100 to 160 nm, the number of trapped electrons required for $\Delta V_{th} = 0.8\text{ V}$ decrease from 385 to 216.

amount of electrons that are required to achieve V_{th} shift of 0.8 V in NOI devices with various SiN spacer lengths. As the SiN spacer length increases from 100 to 160 nm, the number of trapped electrons required for $\Delta V_{th} = 0.8\text{ V}$ decreases from 385 to 216; also, the drain junction moves farther from the gate electrode, reducing the local fringing capacitance, making the local V_{th} more sensitive to the trapped charges. The reduction in the amount of charges required for programming and erasing the new NOI device again improves the P/E speed of the NOI and potentially its tunneling oxide endurance.

V. CONCLUSION

NOI nMOSFETs with 125 nm SiN spacers were comprehensively simulated and electrically characterized to improve their NVM performance. Their P/E conditions were optimized and had less impact on device reliability as the SiN spacer length increased, because of their reduced gate oxide stress. Under high bias conditions, these NOI devices exhibited improved P/E efficiency (program time = 40 μs , erase time = 60 μs) for a P/E window of 0.8 V. Their ability to retain charge was substantially improved. The number of two-bit P/E cycles of the new NOI device exceeded 10K times with a P/E window separation of 90% of the initial value. These improvements in speed, cycling and endurance are attributed to not only the optimized operations but also the increased SiN spacer length. Various aspects of both factors, sidewall width and operating voltage, should be considered. The operating voltages essentially affect P/E speed and P/E efficiency. Spacer length tuning may be complicated when the overall characteristics, including device reliability, cell size, and cycling endurance are considered. The scalability of NOI devices is studied based on the major technology nodes in logic devices. The effects of gate length and spacer length scaling were also simulated and discussed. The initial V_{th} and amount of trapped charges in NOI devices are highly sensitive to the spacer length, which directly correlates with fringing capacitance. The SiN spacer

length in NOI devices dominates their scaling. Therefore, different scaling schemes for gate length and spacer length should be used in future NOI scaling. Unlike other SONOS-based memories, NOI devices provide beneficial features and freedom in scaling and individual optimization of the physical dimensions of the control gate, the charge trapping spacer, the gate oxide, and the tunneling oxide in future nanoscale NVM devices. Moreover, NOI devices as single-polysilicon multibits-per-transistor NVM offer advantages of device simplicity and complete compatibility with pure logic CMOS technologies. NOI devices will attract much attention for their potential use in embedded high-density memory applications.

ACKNOWLEDGMENT

The authors would like to thank Global Unichip Corporation, Taiwan, R.O.C., for their assistance on the device fabrication. T. Knoy is appreciated for his editorial assistance.

REFERENCES

- [1] *International Technology Roadmap for Semiconductors*, 2005. [Online]. Available: <http://www.itrs.net/Common/2005ITRS/PIDS2005.pdf>
- [2] T. Y. Chan, K. K. Young, and C. Hu, "A true single-transistor oxide-nitride-oxide EEPROM device," *IEEE Electron Device Lett.*, vol. EDL-8, no. 3, pp. 93–95, Mar. 1987.
- [3] S.-I. Minami and Y. Kamigaki, "A novel MONOS nonvolatile memory device ensuring 10-year data retention after 10^7 erase/write cycles," *IEEE Trans. Electron Devices*, vol. 40, no. 11, pp. 2011–2017, Nov. 1993.
- [4] S. J. Wrazien, Y. Zhao, J. D. Krayer, and M. H. White, "Characterization of SONOS oxynitride nonvolatile semiconductor memory devices," *Solid State Electron.*, vol. 47, no. 5, pp. 885–891, May 2003.
- [5] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "Can NROM, a 2 bit, trapping storage NVM cell, give a real challenge to floating gate cells?" in *Proc. Conf. Solid State Devices Mater.*, Tokyo, Japan, 1999, pp. 522–524.
- [6] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," *IEEE Electron Device Lett.*, vol. 21, no. 11, pp. 543–545, Nov. 2000.
- [7] E. Lusky, Y. Shacham-Diamand, I. Bloom, and B. Eotan, "Characterization of channel hot electron injection by the subthreshold slope of NROM™ device," *IEEE Electron Device Lett.*, vol. 22, no. 11, pp. 556–558, Nov. 2001.
- [8] I. Bloom, P. Pavan, and B. Eitan, "NORM™—A new technology for non-volatile memory products," *Solid State Electron.*, vol. 46, no. 11, pp. 1757–1763, Nov. 2002.
- [9] C.-C. Yeh, T. Wang, W.-J. Tsai, T.-C. Lu, M.-S. Chen, Y.-Y. Liao, W. Ting, Y.-H. J. Ku, and C.-Y. Lu, "A novel PHINES flash memory cell with low power program/erase, small pitch, two-bits-per-cell for data storage applications," *IEEE Trans. Electron Devices*, vol. 52, no. 4, pp. 541–546, Apr. 2005.
- [10] C.-S. Hsieh, P.-C. Kao, C.-S. Chiu, C.-H. Hon, C.-C. Fan, W.-C. Kung, Z.-W. Wang, and E. S. Jeng, "NVM characteristics of single-MOSFET cells using nitride spacers with gate-to-drain NOI," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1811–1817, Nov. 2004.
- [11] M. Fukuda, T. Nakanishi, and Y. Nara, "New nonvolatile memory with charge-trapping sidewall," *IEEE Electron Device Lett.*, vol. 24, no. 8, pp. 490–492, Jul. 2003.
- [12] M. Fukuda, T. Nakanishi, and Y. Nara, "Scaled 2 bit/cell SONOS type nonvolatile memory technology for sub-90 nm embedded application using SiN sidewall trapping structure," in *IEDM Tech. Dig.*, 2003, pp. 909–912.
- [13] *MEDICI Users Manual*, TMA Associates, Fremont, CA, 2003.
- [14] W. J. Tsai, N. K. Zous, M. H. Chou, S. Huang, H. Y. Chen, Y. H. Yeh, M. Y. Liu, C. C. Yeh, T. Wang, J. Ku, and C.-Y. Lu, "Cause of erase speed degradation during two-bit per cell operation of a trapping nitride storage flash memory cell," in *Proc. Int. Rel. Phys. Symp.*, 2004, pp. 522–526.
- [15] E. S. Jeng, P.-C. Kuo, C.-S. Hsieh, C.-C. Fan, K.-M. Lin, H.-C. Hsu, and W.-C. Chou, "Investigation of programming charge distribution in nonoverlapped implantation nMOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 10, pp. 2517–2524, Oct. 2006.



Erik S. Jeng was born in Taichung, Taiwan, R.O.C., in 1963. He received the B.S. degree from the Department of Electronic Engineering, Tam Kang University, Taipei, Taiwan, in 1985, and the M.S. and Ph.D. degrees from the Department of Electrical and Computer Engineering, State University of New York at Buffalo, in 1989 and 1992, respectively.

Since 1996, he was the Manager of Technical Division in Vanguard International Semiconductor Corporation, Hsinchu, Taiwan, and conducted the development of advanced modules. In 1999, he became an Assistant Professor in the Department of Electronic Engineering, Chung Yuan Christian University, Chung-Li, Taiwan. Since 2005, he has been an Associate Professor in the Department of Electronic Engineering, Chung Yuan Christian University with conducting research on surface acoustic wave sensors and semiconductor memories. His current research interests are in the areas of advanced CMOS processing technologies; characterization, simulation and modeling of deep-submicrometer nonvolatile memory devices and the cell array design for nonvolatile memory applications.



Chia-Sung Chiu was born in Taipei, Taiwan, R.O.C., in 1978. He received the B.S. degree in electronics engineering from the Feng Chia University, Taichung, Taiwan, in 2000, and the M.S. degree in electronics engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 2002. Currently, he is working toward the Ph.D. degree in the Department of Communication Engineering at National Chiao Tung University, Hsinchu, Taiwan.

His research interests include high speed devices, RF CMOS circuits, and biosensing systems.



Chih-Hsueh Hon was born in Taipei, Taiwan, R.O.C., in 1979. He received the B.S. and M.S. degrees in electronic engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 2001 and 2003, respectively.

His research interests include processing technology, device design, and reliability of nonvolatile memory devices.



Pai-Chun Kuo was born in Hsinchu, Taiwan, R.O.C., in 1977. He received the B.S. and M.S. degrees in electronic engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 2000 and in 2002, respectively.

His research interests include device design, simulation and modeling of nonvolatile memories.



Chen-Chia Fan was born in Hsinchu, Taiwan, R.O.C., in 1980. He received the B.S. and M.S. degrees in electronic engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 2002 and 2004, respectively.

His research interests include device characterization, simulation and modeling of semiconductor memories.



Hui-Chun Hsu was born in Taoyuan, Taiwan, R.O.C. in 1983. She received the B.S. and M.S. degrees in electronic engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 2005 and 2007, respectively.

Her research interests include very large scale integration/ultralarge scale integration device characterization and circuit design.



Chien-Sheng Hsieh was born in Taiwan, R.O.C., in 1966. He received the B.S. degree from the Department of Physics, Tunghai University, Taiwan, in 1990, the M.S. degree in material science from Syracuse University, Syracuse, NY, in 1995, and the Ph.D. degree from the Department of Electronic Engineering at Chung Yuan Christian University, Chung-Li, Taiwan, in 2006.

His research interests include processing technology, device reliability and yield enhancement of semiconductor memories.



Yuan-Feng Chen received the B.S. and M.S. degrees from Department of Materials Science and Engineering, National Cheng-Kung University, Tainan, Taiwan, R.O.C., in 1990 and 1992, respectively.

From 1994 to 2006, he joined Vanguard International Semiconductor Corporation, Hsinchu, Taiwan, for DRAM and Flash technology development. He is currently leading the development and marketing of high-density logic nonvolatile memory devices in Applied Intellectual Properties, Ltd., Taipei, Taiwan.

His research interests are in the areas of advanced CMOS processing technologies and the semiconductor memory design for embedded applications. He is also a coholder of more than 20 U.S. and Taiwan patents.