行政院國家科學委員會專題研究計畫 成果報告

以 I-line 雙重曝影技術研製次 100 奈米線寬穿隧式場效電 晶體 研究成果報告(精簡版)

計畫主持人: 黃調元

計畫參與人員: 碩士班研究生-兼任助理人員:簡敏峰 碩士班研究生-兼任助理人員:許家維 碩士班研究生-兼任助理人員:林庭輔 博士班研究生-兼任助理人員:蔡子儀

處理方式:本計畫可公開查詢

中 華 民 國 99 年 10 月 20 日

行政院國家科學委員會補助專題研究計畫成果報告

※※※※※※※※※※※※※※※※※※※※※※※※※※ ※以 I-line 雙重曝影技術研製次 100 奈米線寬穿隧式場效電晶體※ \gg \gg

※※※※※※※※※※※※※※※※※※※※※※※※※※

計畫類別:■個別型計畫 □整合型計畫

計書編號: NSC 98-2221-E-009-160-

執行期間:98 年 08 月 01 日 至 99 年 07 月 31 日

計畫主持人:黃調元 教授

共同主持人:

計畫參與人員:蔡子儀、簡敏峰、許家維、林庭輔

執行單位:國立交通大學電子工程研究所

中 華 民 國 99 年 7 月 31 日

以 I-line 雙重曝影技術研製次 100 奈米線寬穿隧式場效電晶體 "Fabrication and characterization of sub-100nm tunneling field-effect transistors with I-line double patterning lithography technique"

> 計畫編號:NSC98-2221-E-009-160- 執行期間:98 年 8 月 01 日 至 99 年 7 月 31 日 主持人:黃調元 交通大學電子工程系教授

一、摘要

中文摘要

在本報告中,我們發展出一種新穎的技術 可利用 i 射線(i-line)光學步進機來製作次世代 小於 100 奈米的閘極圖形,並應用其來製作元 件。這技術包含了兩次光學微影以及後續蝕刻 製程。因為它不會受到如同一般製程中的繞射 效應,其複雜製程帶來的好處是突破一般 i 射 線光學微影方法的解析度極限(~0.3μm)。這技 術的解析度在本報告中已被證實可進展到約 100 奈米左右。在本報告中非對稱源極/汲極元 件-穿隧式場效電晶體(TFET)也用此技術來製 作與分析。

關鍵字:微影、雙重曝影、解析度提升、穿隧 式場效電晶體。

英文摘要

In this work, we have developed a novel double patterning technique utilizing an i-line stepper for the formation of sub-100nm gate patterns and implemented this technique to the fabrication of devices. This technique consists of 2-step lithography and following etch process to form the gate patterns. Reward for the complicated process steps is the shrinkage of resulted patterns beyond the resolution limit of the conventional i-line lithographic method $(-0.3\mu m)$, since this technique doesn't suffer the diffraction effect encountered in conventional

process. Resolution capability of this technique has been confirmed to improve at least to 100nm in this thesis. Asymmetrical source/drain structure, such as tunneling field-effect transistors (TFETs), was fabricated with this technique and characterized in this work.

Keywords: lithography, double patterning, resolution enhancement, tunneling FET.

二、計畫的緣由與目的

The well-known Moore's Law states that the number of transistors on an integrated circuit (IC) chip will double every 18 months [1]. Since the advent of IC manufacturing, this law has been in force for decades. In order to keep up with the Moore's Law, shrinkage in device dimensions is indispensable, which also promotes device density, operation speed, and chip functionality. In other words, for better performance and cheaper manufacturing cost, the continuous scaling of the devices is evitable. To keep pace with the law, it requires innovation to overcome several fundamental physical barriers lying ahead, and first of all is to extend the photolithography limit. According to the Rayleigh's criterion, the resolution, *R*, of a photolithography technique can be expressed as follows [2]:

$$
R = {k_1 \lambda / \lambda A} \qquad \qquad (eq.1),
$$

where k_1 is a system constant, λ is the wavelength of incident light, and NA is the numerical aperture of the lithography system. Based on such criterion, we could adjust the three factors of the criterion so as to boost the resolution of a lithography system [3-5]. Nowadays, state-of-the-art mass production of nano-scale ICs employs the immersion lithography tools with the 193 nm excimer laser as the exposure light source, which has been widely adopted in 300-mm wafer fabrication for manufacturing chips with sub-100 nm technology node. However, the extremely high cost on the lithography tool and related processes hinders these tools from being used in the laboratories of universities. On the other hand, electron-beam lithography [5] is therefore far more popular in these environments for generating sub-100 nm patterns, although the throughput is dramatically limited, and thus its proliferation in mass manufacturing is prohibited. Recently, it was reported that the double exposure (DE) technique [6], and double patterning (DP) technique [7-9] were being considered as promising candidates to extend lithography processing beyond the 45 nm node at k_1 factors below 0.30. DP is a process that splits one patterning step into two to relax the imaging fidelity requirements for small technology nodes. The most common form of DP typically decomposes a target layout pattern into two separate photomasks employing two exposure steps and subsequent etching steps. Consequently, the dimensions of the final target patterns can easily break the resolution limit with single exposure. Usually I-line stepper is not capable of sub-100 nm pattern generation

owing to its long exposure wavelength of 365 nm. In this work, we develop a DP technique with conventional I-line stepper to generate sub-100 nm photoresist (PR) patterns with the goal to fabricate nano-scale MOSFETs. Although this technique consists of two times the lithographic and subsequent etching steps, we show that the DP method could reliably generate line patterns with dimension down below 100 nm. Our results indicate that the method developed in this work is promising for both the research works carried out at universities and for practical manufacturing in terms of much lower cost (as compared with state-of-the-art DUV lithography) and decent throughput.

In addition, TFET is an inherently asymmetrical device and usually need more mask counts than conventional MOSFETs to fabricate, it is thus well suited for the DP scheme reported in this work as far as nano-scale gate length is concerned.

三、研究方法及成果

研究方法

A: Development of double patterning with i-line stepper

For all lithographic steps carried out in this work, we used an I-line stepper (Canon FPA-3000i5+) to generate the photoresist (PR) patterns. Figure 1 shows an example of the proposed process scheme for forming the test patterns. The poly-Si film was deposited by a low-pressure chemical vapor deposition (LPCVD) on a six-inch Si substrate capped with a thermal oxide layer (100 nm) as shown in Fig. 1 (a), followed by the first lithographic step.

After the generation of the first PR patterns, the regions of exposed poly-Si layer were etched away with a reactive plasma step, as shown in Fig. 1 (b). After the first PR removal, the next lithographic step was employed to generate the second PR patterns which covered portions of the poly-Si layer remaining on the surface of the substrate, followed by a reactive plasma etching step to complete the final poly-Si structure [Fig. 1 (c)]. With suitable design and process control, the dimension of final poly-Si line patterns [Fig. 1 (d)] could be scaled well below 100 nm. Both in-line and cross-sectional scanned electron microscopic (SEM) techniques were used to characterize and verify the resultant PR and etched poly-Si structures.

B: Device fabrication of pMOSFETs

PMOSFETs were fabricated on 6-inch n-type Si wafers with conventional local oxidation of silicon (LOCOS) isolation. Thermal gate oxide of about 3 nm was subsequently grown in an N_2O ambient, followed by the deposition of 200 nm undoped poly-Si and gate implantation $(BF_2^+$, 10 keV, 5×10^{15} cm⁻²). Afterwards a LPCVD tetraethoxysilane (TEOS) oxide of 50 nm was deposited to serve a hard mask layer, as shown in Fig. 2 (a). After gate definition using the DP method (Fig. 1) as shown in figs. 2 (b) and 2 (c), shallow source/drain (S/D) extension regions were formed by implanting BF_2^+ (10 keV, 5×10^{14} cm⁻²), as shown in Fig. 2 (d). After forming a 100 nm TEOS sidewall spacer, deep S/D junctions were formed by implanting BF_2^+ (15 keV, 5×10^{15} cm⁻²), and then annealed at 1000 ℃ for 5 seconds as shown in Fig. 2 (e). Finally, a conventional AlSiCu metallization was carried out to form the metal pads (Fig. 2 (f)). Electrical characterizations

were performed using an HP 4156 system.

C: Device fabrication of TFETs

TFETs were fabricated on 6-inch p-type Si wafers with conventional local oxidation of silicon (LOCOS) isolation without anti-punchthrough or threshold voltage (Vth) adjustment implant. 2.5 nm N₂O thermal gate oxide and 100nm in-situ n-doped poly-Si were formed by vertical furnaces. After gate definition using the DP method, n-type drain formation was performed with $As⁺$ implantation at 10 keV and $5x10^{14}$ cm⁻². A BF₂⁺ implantation (10 keV and $1x10^{15}$ cm⁻²) was used to form the p-type source. A 1000 ℃ spike rapid thermal anneal (Spike RTA) was subsequently applied for dopant activation. Finally, a conventional AlSiCu metallization was carried out to form the metal pads.

研究成果

A: Feasibility of the DP process

In-line SEM images of several etched poly-Si structures with the designed pattern width of 100 nm are shown in Fig. 3. These images were taken from different locations of a six-inch Si wafer. The range of the measured pattern width is distributed from 96 to 106 nm in Fig. 3. These results confirm the feasibility of the DP method for forming structures having dimension as small as 100 nm with an I-line stepper. However, we found the fluctuation in the measured line width of the patterned poly-Si structures becomes large as the nominal width is smaller than 100 nm. Such finding is reasonable when considering the overlay limit of the exposure system which is 45 nm. Since the dimension of the patterned lines is determined by the overlap region of the two gate masks, the

misalignment of the two masks would definitely affect the control of the critical dimension.

B: Device characteristics

Next we shift our attention to fundamental electrical characteristics of the fabricated devices. Typical transfer characteristics of a pMOSFET with channel length of 200 nm and channel width of 10 μm are illustrated in Fig. 4 with drain induced barrier lowering (DIBL) of 166 mV/V, subthreshold swing of 77 mV/dec. Cross-sectional SEM of the device is illustrated in Fig. 5. Figures 6 (a) and (b) show the threshold voltage (V_{TH}) and DIBL, respectively, of the devices as a function of the gate length. Overall the device performance is decent. Nonetheless, poor device characteristics featuring significant punchtrough are observed for devices with channel length of 100 nm or below. This is partly ascribed to the non-optimal implant conditions used in the device fabrication. During the course we've also found the occurrence of the necking phenomenon at the isolation edge as shown in Fig. 7. Such phenomenon is also responsible for the leaky characteristics of the short-channel devices. We are currently investigating the cause of the necking, trying to resolve the issue and pushing the channel length of the fabricated devices down below 100 nm.

The dependence of Id on channel length is quite different between conventional MOSFETs and TFETs. For the latter devices, the current is independent of channel length, although in a related simulation study [10], the results pointed out the conduction current would drop slightly due to the higher resistance of longer channel. Figure 8 shows channel-length dependences of

TFETs. For all the measurements on the TFETs, we define the n^+ region as drain and the p^+ region as source. As can be seen, the characteristics of the TFET devices, essentially show little dependence on the channel length. The transfer curves of a TFET with gate length of 0.2 μm are shown in Fig. 9. In the figure Vds is fixed at -1.25 V, and the drain bias is increased from -0.25 V to 0.75 V with step of 0.25 V. We can see in the figure that these transfer curves are parallel and shift with respect to the adjacent ones by 0.25 V, consistent with the trend reported by Wang et al. [11]. The min SS denotes the minimum value of SS in the entire substhreshold region, the avg SS denotes the average value of SS in the range of drain current between 10^{-11} A and 10^{-9} A. In the figure the lowest min SS and ave SS are 231 mV/dec and 367 mV/dec, respectively.

四、結論與討論

In this work we present the results of developing an I-line DP technique for generating sub-100 nm patterns which are much finer than the resolution capability of the conventional I-line lithography. The feasibility of this approach is confirmed through the in-line and cross-sectional SEM characterization. Although an additional lithographic step and an additional etching step are required in the process, the overall throughput is still much higher than the e-beam lithography, while the process cost could be significantly lower than the DUV lithography. Finally, this approach has been applied for device fabrication. The fabricated pMOSFETs with 200 nm channel length have been characterized and confirmed with good characteristics and control over the short-channel effects. With suitable modification of layout design, we believe the necking issue mentioned above will be settled completely for the sub-100 nm device fabrication. These results clearly evidence the usefulness of the proposed I-line DP technique for nano-scale device fabrication and study. In addition, TFETs with on/off ratio of around 4~5 orders in magnitude was achieved, and the minimum SS was about 230~260 mV/dec. The poor SS characteristics was ascribed to non-abrupt dopant profile.

References

[1] P. K. Bondyopadhyay, *IEEE Electron Device*, 1998, vol.86, p.78.

[2] J. D. Plummer et al., Silicon VLSI technology:

Fundamentals, Practice and Modeling, Prentice Hall Inc., New Jersey, 2000, pp. 209-213.

[3] M. Switkes et al., *J. Vac. Sci. Technol. B*, 2005, vol.19, p.2353.

[4] M. D. Levenson et al., *IEEE Electron Device*, 1982, vol.29, p.1812.

[5] M. Drapeau et al., *Proc. of SPIE 6521*, 2007, p. 652109.

[6] S. Hsu et al., *Proc. of SPIE 5992*, 2005, 59921Q.

[7] P. Rigolli et al., *J. Vac. Sci. Technol. B*, 2007, vol.25, p.2461.

[8] L. S. M. III et al., *J. Vac. Sci. Technol. B*, 2008, vol.26, p.2434.

[9] M. Maenhoudt et al., *Proc. of SPIE 5754*, 2004, p. 1508.

[10] K. Boucart et al., *Solid-State Electronics*, 2007, vol.51, p.1500.

[11] P.-F.Wang et al., *Solid-State Electronics*, 2006, vol.48, p.2281.

此計畫之相關論文發表

1. IEDMS, 2009, 303.

- 2. SNDT, 2009, NF20.
- 3. SNDT, 2010, NC06.
- 4. Microelectronics Reliability, 2010, p.584.

5. JVST B (under review), 2010.

Fig. 1 Schematic of the double patterning process. (a) Deposition of poly-Si on a Si wafer capped with thermal oxide. (b) Generation of the first PR patterns and etching of the poly-Si with subsequent etch step. (c) Generation of the second PR patterns and etching of the poly-Si with subsequent etch step. (d) Completed poly-Si structure after the DP process.

Fig. 2 Process flow of a pMOSFET with the DP method. (a) Deposition of TEOS and poly-Si layers onto the gate oxide (active region) and field oxide (isolation region). (b) First gate pattern definition. (c) Second gate pattern definition. (d) S/D extension implantation. (e) Spacer formation and deep S/D implantation. (f) Formation of contact holes and test pads.

Fig. 3 In-line SEM images of poly-Si structures formed with the DP method with nominal width of 100 nm. The images were taken from different locations on a 6-in. Si wafer. The measured width is given in each picture.

Fig. 4 Transfer characteristics of a pMOSFET with channel length of 200 nm and channel width of 10 μm, measured at V_D =-0.05 and -1.5 V.

Fig. 5 Cross-sectional SEM image of a fabricated device with channel length of 200 nm.

Fig. 6 (a) Threshold voltage (V_{TH}) and (b) drain induced barrier lowering (DIBL) of the fabricated devices as a function of gate length.

Fig. 7 In-line SEM view of a fabricated device showing the necking of the poly-Si gate at the isolation edge.

Fig. 9 Transfer characteristics of a TFET with constant Vds (1.25V) but different S/D bias. Channel length/ channel width $=0.2 \mu m/10 \mu m$.

Fig. 8 Length dependence of transfer characteristics of TFETs devices with gate width of 10 μ m. biased at Vd = $0.5V$ and $Vs = -0.5V$.

98 年度專題研究計畫研究成果彙整表

國科會補助專題研究計畫成果報告自評表

請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價 值(簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性)、是否適 合在學術期刊發表或申請專利、主要發現或其他有關價值等,作一綜合評估。

