# N-P-

# Mechanism of Plasma Process Induced Damage On N-type and P-type MOSFET



89 10 10

# 電漿製程對 **N-**型及 **P-**型金氧半場效電晶體之損傷機制研究 **Mechanism of Plasma Process Induced Damage on N-type and Ptype MOSFET**  $\overline{N}$  $\overline{C}$  200-2215-E-009-074



之電漿製程損傷機制研究 P-型電晶體所  $N-$ 

### $(IC)$

# build-up)

 $[1]$  (charge

(antenna effect)  $[2-26]$ 

 $[2-17]$ 

 $(via hole)$  [27]

 $[28-32]$ 

(contact hole)

 $I_{\cdot}$ 

 $0.25$  CMOS  $5<sub>nm</sub>$  $0.24$ um  $5.0$ um NMOS N PMOS P  $2000$ 125 625 1275 2875 對應的天線比例是 7 37 75 170‧接觸

#### **Abstract**

Plasma process induced damage from high-density plasma dielectric etcher was studied. It was observed that PMOS devices were damaged more readily than NMOS devices. Some permanent damages become hidden defects after backend of line processes. These latent damages in the form of gate oxide traps result in poor oxide integrity during Fowler-Nordheim stress or hot carrier stress. The damage shows good correlation with the total exposed contact area. The safe antenna ratio is much lower than that at conductor etch. Thus, plasma damage during dielectric etch in high-density plasma system must be considered carefully.

**Keywords**: plasma process induced damage, antenna ratio, dielectric etch

 $0.3$ um  $\prod$ . 10,000  $2,000$ NMOS PMOS  $(Ig)$  (Vt)  $(gm)$  $(S)$  NMOS PMOS Ig  $Ig$ PMOS NMOS  $(FN \n<sub>s</sub> stress)$  10  $mc/cm<sup>2</sup>$ PMOS  $I_g$   $V_{th}$  $( ) ( )$ (hidden defect)  $V_{th}$  g<sub>m</sub> and S (oxide trap) NMOS FN stress  $Ig$  2 pA  $10$  pA NMOS PMOS 我們也嘗試用熱載子應力測試 (hot carrier stress) PMOS NMOS PMOS Vth ( )  $g_m S$ PMOS  $[30 32$ ]  $Vth$  $g_m$  S NMOS Vth  $( )$ hot carrier stress FN stress  $(0.3 \text{ um}, 0.25 \text{ um}, 0.25)$ um)  $(0.3 \text{ um}, 0.6 \text{ um}, 1.2 \text{ um})$  $\epsilon$  $625)$ PMOS hot carrier stress  $( )$  PMOS hot carrier stress Vth  $0.2$ um  $($ PMOS hot carrier stress Vth second that the second second  $\mathbf{v}$  is the second seco  $[15]$  $N-$  P- $1.$  $2.$ 

 $4.$ 

 $5.$  $100$  $(10K)$ 

# Microelectronics Reliability

- 1. S. J. Fonash, Proc. of International Symposium on Plasma Process Induced Damage, P2ID-96, 1996, pp.195.
- 2. T. Watanabe and Y. Yoshida, Solid State Tech. pp.263, April 1984.
- 3. K. H. Ryden, H. Norstrom, C. Nender, and S. Berg, J. Electrochem. Soc.pp.3113, vol.134, No.12., 1987.
- 4. F. Shone, K. Wu, J. Shaw, E. Hokelet, S. Mittal, and A. Haranahalli, Proc. International Symposium of VLSI Technology, 1989, pp.73.
- 5. W. M. Greene, J. B. Kruger, and G. Kooi, J. Vac. Sci. Technol., vol-B9, pp.366, 1991.
- 6. C. T. Gabriel, J. Vac. Sci. Technol., vol-B9, pp.370, 1991.
- 7. H. Shin, C. C. King, T. Horiuchi, and C. Hu, IEEE Electron Devices Lett., vol-12, No.8, pp.404, 1991.
- 8. S. Fang and J. P. McVittie, IEEE Electron Devices Lett., vol-13, No.6, pp.347, 1992.
- 9. H. Shin and C. Hu, IEEE Trans. on Semi. Manu., vol-6, No.1, pp.96, 1993.
- 10. M. R. Lin, P. Fang, H. Heiler, R. Lee, R. Rakkhit, and L. Shen, IEEE Electron Devices Lett., vol-15, No.1, pp.25, 1994.
- 11. K. R. Mistry, B. J. Fishbein, and B. S. Doyle, Proc. International Reliability Physics Symposium, 1994, pp.42.
- 12. K. Noguchi and K. Okumura, Proc. International Reliability Physics Symposium, 1994, pp.232.
- 13. X. Li, R. Divakaruni, J. T. Hsu, V. Prabhakar, P. Aum, D. Chan, and C. R. Viswanathan, IEEE Electron Devices Lett., vol-15, No.4, pp.140, 1994.
- 14. K Hashimoto, Jpn. J. Appl. Phys. Vol.33, pp.6013, 1994.
- 15. B. Y. Tsui, S. H. Liu, G. L. Lin, J. H. Ho, C. H. Chang, and C. Y. Lu, IEEE Electron Devices Lett., vol.16, No.2, pp.64, 1995.
- 16. A. B. Joshi, L. Chung, B. W. Min, and D. L. Kwong, Proc. International Reliability Physics Symposium, 1996, pp.300.
- 17. K. P. Cheung and C. P. Chang, J. Appl. Phys., vol.75, No.9, pp.4415, 1994
- 18. S. Krishnan, S. Rangan, S. Hattangady, G. Xing, K. Brennan, M. Rodder, and S. Ashok, International Electron Device Meeting Tech, Dig., 1997, pp.445.
- 19. S. Krishnan, W. W. Dostalik, K. Brennan, and S. Aur, International Electron Device Meeting Tech, Dig., 1996, pp.731.
- 20. S, Ma, and J. P. McVittie, Proc. of International Symposium on Plasma Process Induced Damage, 1996, pp.20.
- 21. P. K. Aum, R. Brandshaft, D. Brandshaft, and T. B. Dao, IEEE Trans. Electron Devices, vol.45, No.3, pp.722, 1998.
- 22. W. Lukaszek, Proc. of International Symposium on Plasma Process Induced Damage, 1996, pp.30.
- 23. H. C. Cheng, W. Lin, T. K. Kang, Y. C. Peng, and B. T. Dai, IEEE Electron Devices Lett., vol-19, No.6, pp.183, 1998.
- 24. S. Krishnan and Ajith Amerasekera, Proc. International Reliability Physics Symposium, 1998, pp.302.
- 25. T. Makabe, J. Atsui, M. Shibata, and N. Nakano, Proc. Of International Symposium on Plasma Process Induced Damage, 1998, pp.156.
- 26. K. Noguchi, H. Ohtake, S. Samukawa, and T. Horiuchi, Proc. of International Symposium on Plasma Process Induced Damage, 1998, pp.176.
- 27. The national Technology Roadmap for Semiconductors. Semiconductor Industry Association, pp.101, 1997.
- 28. M. Okandan, S. J. Fonash, O. O. Awadelkarim, Y. D. Chan, and Fred Preuninger, IEEE Electron Devices Lett., vol-17, No.8, pp.388, 1996.
- 29. N. Matsunaga, H. Yoshinari, K. Tomioka, and H. Shibata, Proc. of the International Interconnect Technology Conference, IITC-99, San Francisco, May, 1999, pp.276.
- 30. C Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, IEEE Trans. Electron Devices, vol.32, No.3, pp.375, 1985.
- 31. W. S. Chang, B. Davari, M. R. Wordeman, Y. Taur, C. C. C. Hsu, and M. D. Rodriguez, IEEE Trans. Electron Devices, vol.39, No.4, pp.959, 1992.
- 32. C. C. H. Hsu, D. S. Wen, M. R. Wordeman, Y. Taur, and T. H. Ning, IEEE Trans. Electron Devices, vol.41, No.5, pp.675, 1994.







圖一. 本計畫使用之測試結構示意圖



$$
. \quad ()NMOS \quad ()PMOS
$$

PMOS



$$
V_{ds} = -5V \t V_{gs} = -0.8V
$$
  
NMOS  

$$
V_{ds} = 4.5V
$$
  

$$
V_{gs} = 1.6V.
$$

$$
V_{\alpha}
$$



$$
V_{ds} = -5V \tV_{gs} = -0.8V
$$

# **Plasma Charging Damage during Contact Hole Etch In High-Density Plasma Etcher**

Bing-Yue Tsui<sup>a,\*</sup>, Shyue-Shyh Lin<sup>b</sup>, Chia-Shone Tsai<sup>c</sup>, and Chin C. Hsia<sup>b</sup>

a. Department of Electronics Engineering, National Chiao-Tung University,

1001, Ta-Hsueh Road, Hsinchu, Taiwan, R.O.C. Tel : 886-3-5712121 ext.54170 Fax : 886-3-5724361

E-mail : bytsui@cc.nctu.edu.tw

b. Deep Sub-micron Technology Division, ERSO/ITRI, Hsinchu, Taiwan, R.O.C.

c. Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan, R.O.C.

## **Abstract**

Plasma process induced damage from high-density plasma dielectric etcher was studied comprehensively. It was observed that PMOS devices were damaged more readily than NMOS devices. Low field gate current is the most sensitive parameter to reflect the permanent damages. Some permanent damages become hidden defects after backend of line processes. These latent damages in the form of gate oxide traps result in poor oxide integrity during Fowler-Nordheim stress or hot carrier stress. The damage shows good correlation with the total exposed contact area. The safe antenna ratio is much lower than that at conductor etch. although no electron shading effect was observed. Thus, plasma damage during contact or via hole etch in high-density plasma system must be considered carefully.

**Keywords** : plasma process induced damage; dielectric etch; high-density plasma; latent damage

# **I. Introduction**

Plasma process had been widely used in integrated circuit (IC) manufacturing. Since plasma system has charged and accelerated particles, several kind of damage may be induced during plasma process. The damages can be divided into four categories : (a) physical damage due to ion bombardment; (b) metal contamination from chamber and gas piping; (c) radiation damage due to glow discharge and ion bombardment; (d) charging damage due to unbalanced charge in plasma [1]. Among these damages, charging damage attracts much more attention in the past ten years because the damage may be magnified by the total exposed conducting area. It is the so-called antenna effect [2-26].

In the past, much work has been devoted to antenna effect during conducting layer etch, e.g. poly-Si layer and metal layer [2-17]. Basic mechanisms, damage modes, impacts on device and circuit, test structures, and measurement techniques have been discussed widely. From these fundamental understandings, low damage process, protection strategy, and new plasma reactor were proposed [18-26]. It is also well accepted that PPID (Plasma Process Induced Damage) can be withstood after optimizing process and circuit design.

Dielectric etch becomes more and more important in deep sub-micron era, because the aspect ratio of contact and via hole become larger and larger for DRAM process [27]. On the other hand, dual damascene process becomes main stream for metal patterning as Cu interconnect is used instead of Al interconnect [28]. Conventional metal etch is replaced by dielectric etch in damascene process. Therefore, dielectric etch is more and more important in IC manufacture, especially at backend of line (BEOL) processes. Unfortunately, less work has been done in the field of PPID of dielectric etch [29-33]. In ref.[29], the authors reported that only gate current was degraded by PPID. But only fresh device characteristics were measured and only area antenna effect was discussed. In ref.[30-32], the authors discussed the contact etch damage on various thickness oxides. But the contact size is as large as  $4 \mu m^2$ . In ref.[33], the authors studied the PPID of damascene process, but the etcher used is not a high-density plasma system.

In this paper, we reported a comprehensive assessment of the PPID during dielectric etch in a high-density plasma (HDP) etcher. A set of test structures with various contact number, contact size, and contact space was designed. Various device parameters were measured before and after stress to separate latent damages from permanent defects. Hot carrier resistance was also evaluated. It is observed that under the same area antenna ratio, dielectric etch induces more severe damage to gate oxide than conductor etch does. Thus, PPID during dielectric etch must be considered carefully.

# **II. Experiments**

Both NMOS and PMOS devices were fabricated by a standard 0.25 μm single-polytriple-metal CMOS technology using shallow trench isolation structure. Gate oxide was thermally grown to 5 nm thick.  $N^+$  and P+ doped-Si was used as gate electrode for NMOS and PMOS devices, respectively. All devices used to monitor damage are identical and channel length and channel width is 0.24 μm and 5 μm, respectively. In order to place more contacts to poly-Si gate, and to exclude the effect of different antenna ratio during poly-Si etch, the antenna ratio of poly-Si pad area to gate oxide area was set to 2K for all devices. Devices with contact number of 125, 625, 1275, and 2875 corresponding to area antenna ratio (AAR) of 7, 37, 75, and 170, respectively, were designed. The typical contact size is  $0.3 \times 0.3 \mu m^2$  and the contact space is 0.3 µm. For some test structures the contact size and contact space are changed to study the effect of contact size and contact density, respectively. Contact etch was performed in a high density plasma system with inductively coupled plasma (ICP) source. The plasma density at wafer surface is about  $10^{11}$  ions/cm<sup>2</sup>. All devices were protected by p-n diode and connected by the first layer metal to avoid damages from other plasma processes. Fig.1 shows the schematic diagram of the test structure used in this work.

Low field leakage current of gate oxide (Ig) at 2.5V, linear region threshold voltage  $(V<sub>th</sub>)$ ,

transconductance  $(g_m)$ , sub-threshold swing (S) were all measured before and after Fowler-Nordheim (F-N) stress to separate the latent damages from permanent defects. The specification of  $I_g$  is 10 pA which is typical limitation of the noise and leakage current of the automatic measurement system. The F-N stress was performed in inversion polarity at the current density of 1 mA/cm<sup>2</sup> for 10 sec. Channel hot carrier stress was performed on NMOSFET devices at maximum substrate current and PMOSFET devices at maximum gate current to evaluate the impact of damages on device integrity.

# **III. Results and Discussion**

Since the poly-Si area must be large enough to contain more contact holes, the damage level at poly-Si etch step must be examined at first. Four device parameters, Ig, V<sub>th</sub>, g<sub>m</sub>, and S, were all measured on NMOS and PMOS devices with various AAR at poly-Si layer. The contact number is one and the metal pad is connected to a protection diode. It is observed that even if the AAR of poly-Si is as high as 10K, no degradation of any parameters were observed. These results imply that the poly-Si AAR of 2K used for contact hole etch experiments will not introduce damage during poly-Si etch. Furthermore, the protection diode at metal-1 level is effective to avoid damage at metal etch step. All damages observed for higher contact hole AAR must be attributed to the contact hole etch step.

#### *1. Damage Observation*

Fig.2(a), (b), and (c) show the cumulative probability plots of  $I_g$ ,  $V_{th}$ , and  $g_m$  of NMOS devices with various contact number before F-N stress, respectively. Although slight difference of mean value of  $I<sub>g</sub>$  is observed, all of them are within specification. The slight difference of  $I<sub>g</sub>$  may be arisen from the different surface leakage current since various structures are placed at various position of the test chip. Neither yield nor deviation degrades with the increase of contact number for all parameters. Fig.3(a), (b), and (c) show the cumulative probability plots of  $I_g$ ,  $V_{th}$ , and  $g_m$  of PMOS devices with various contact number before F-N stress, respectively. PMOS devices with large contact number show wider spread of  $I_g$ . Although the distribution of  $V_{th}$  and  $g_m$  of PMOS devices do not show any contact number dependence, the obvious correlation between  $I_g$  distribution and contact number reflects that PPID occurred and resulted in permanent damage to PMOS devices during contact etch. Sub-threshold swing was also measured, but no contact number dependence was observed for both NMOS and PMOS devices.

From the direct measurement results, two important phenomena were observed. At first,  $I_g$ is the most sensitive parameter to reveal damage among the measured DC parameters of devices. This can be easily understood. Oxide charges induced by PPID can be neutralized after BEOL processes. However, most of the trap sites can not be removed at the relatively low process temperature (around 400  $^{\circ}$ C). Low field I<sub>g</sub> is related to oxide trap sites while the other device parameters are related to the trapped charges. Therefore, Ig can reflect PPID more sensitive. The current-voltage characteristics of high Ig devices show stress induced leakage current (SILC). This confirms the existence of oxide trap sites. This result is similar to that reported in ref.[30-32, 34]. Second, PMOS device is damaged easier than NMOS device. This may be due to the polarity of charging during plasma process or due to the difference of poly-Si doping type and is still under investigation.

#### *2. Latent Damages*

To determine if any defects were passivated during BEOL processes, another device populations were F-N stressed to 10 mC/cm<sup>2</sup>, and  $I_g$ ,  $V_{th}$ ,  $g_m$ , and S were measured. Fig.4(a) is the cumulative probability plot of  $I<sub>g</sub>$  of PMOS devices with various contact numbers after stress. It shows that devices with more contact holes have much wider  $I<sub>g</sub>$  distribution after stress than those with less contact holes. The  $V_{th}$  shift after stress, defined as  $V_{th}$  (after stress)  $-V_{th}$  (before stress), is larger for devices with more contact holes as shown in Fig.4(b). However, no apparent  $g_m$  and S shift difference was observed on PMOS devices with different antenna ratio after stress (not shown). These phenomena indicate that most of the plasma process induced defects were passivated during BEOL processes. Since these defects only results in  $V_{th}$  shift but not  $g_m$  and S shift after stress, these passivated defects were located in gate oxide but not at oxide/silicon interface.

NMOS devices were also F-N stressed to reveal latent damages. However, except the mean value of NMOS devices with 2875 contact holes (AAR=170) increased from 2 pA to 10 pA, the other parameters did not show contact number dependence. The latent damages in NMOS devices are much less than that in PMOS devices. This confirms that NMOS device shows less PPID than PMOS device in this experiment.

It should be noted that the F-N stress used is not strong. The only purpose is to re-generate hidden damages. So, if device was not damaged by PPID,  $I_g$  will not increase after F-N stress. The results indicate that the device with largest AAR is damaged seriously during contact etch. Since the sensitivity of F-N test is lower than hot carrier test, hot carrier stress was performed in the next step. It was shown that hot carrier stress can resolve latent damages even if the contact number is only several hundreds.

#### *3. Impact on Hot Carrier Resistance*

Fig.5(a) shows the  $V_{th}$  shift of PMOS devices with various contact numbers after hot carrier stress at  $V_{ds}$ =-5V and  $V_{gs}$ =-0.8V. Higher contact number structure shows higher  $V_{th}$ degradation rate. The other parameters such as  $g_m$  and S do not show contact number dependence. There are two possible explanations. First, no significant interface states were generated during hot carrier stress. It is reasonable because it is well accepted that the major degradation mechanism of PMOS devices under hot carrier stress is oxide trap but not interface state [35-37]. Second, the injected electrons were trapped at those trap sites generated during plasma process in major. Since the plasma process induced defects are uniformly distributed in channel region, the trapped electrons distributed broader. The  $V_{th}$ shift of NMOS devices stressed at  $V_{ds}$ =4.5V and  $V_{gs}$ =1.6V also show contact number dependence similar to that of PMOS devices as shown in Fig.5(b). These results confirm that defects located in gate oxide were passivated during BEOL processes and can be re-generated during electrical stress. Although the amount  $V_{th}$  degradation of NMOS devices is higher than that of PMOS devices, the difference between various contact number of NMOS devices is less apparent than that of PMOS devices. This is consistent with the conclusion in previous sections that NMOS device show less PPID than PMOS device. Furthermore, the major degradation mechanism of NMOS and PMOS devices under hot carrier stress is interface traps and oxide traps, respectively. The observed phenomenon also supports the argument that the latent damages are in the form of oxide traps.

#### 4. *Effect of Contact Hole Size and Contact Hole Density*

At first, cumulative probability of  $I<sub>g</sub>$  of NMOS and PMOS devices with various contact hole size of 0.2, 0.25 and 0.3 μm (aspect ratio of 3.75, 3.0, and 2.5) and various contact hole of 0.3, 0.6, and 1.2 μm) are measured. Since the contact number is 600 and 625 for devices with various contact hole size and various contact hole space, respectively. No difference of Ig distribution was observed. This is not surprising according to the results shown in section 3.1. To improve the resolution, hot carrier stress was performed on PMOS devices. The stress condition is the same as that used in previous section.

Fig.6(a) shows the  $V_{th}$  shift of PMOS devices with various contact hole size after hot carrier stress. It seems smaller contact hole results in smaller  $V_{th}$  shift. This may be due to the reduction of antenna ratio by a factor of 2.25 as contact hole size is reduced from 0.3 μm to 0.2 μm. No electron shading enhanced effect was observed.

Fig.7 shows the  $V_{th}$  shift of PMOS devices with various contact hole space after hot

carrier stress. It is surprising that the larger the contact hole space, the larger the  $V_{th}$  shift. This may be due to the local field disturbing effect [38]. To deeply understand the mechanism required additional works on the local field distribution which is beyond the scope of this paper. Fortunately, the contact hole space will be pushed to technology limitation to improve the circuit density. This wide space layout does not occur at real circuit.

#### **IV. Conclusion**

In this work, the PPID during contact hole etch in a HDP system was investigated comprehensively. Among the devices DC parameters,  $I_g$  is the most sensitive parameter to reveal the permanent defects. Some permanent defects were hidden during the BEOL process. These latent damages in the form of oxide trap exist in gate oxide. They can be re-generated after F-N stress or hot carrier stress. NMOS devices show less PPID than NMOS devices in this work.

The PPID shows good correlation with the number of contact, i.e. the total area of contact holes. The hot carrier degradation decreases with the decrease of contact hole size due to the reduction of antenna ratio. The PPID is enhanced by the wide contact hole space. Fortunately, it will not be issues in real circuit. It is also observed that the safe antenna ratio of contact hole etch is much less than that of conductor. Therefore, PPID during contact hole or via hole etch must be considered carefully.

#### **Acknowledgement**

The authors wish to thank Dr. Y. S. Jean for part of hot carrier stress. This work is partially supported by the National Science Council, ROC, under the contract No. NSC89- 2215-E-009-074.

#### **References**

- 1. S. J. Fonash. Photons, charging current, hydrogen, and particle bombardment the four horsemen of plasma etching. In : Proc. Of International Symposium on Plasma Process Induced Damage, P2ID-96, Santa Clara, May 1996, pp.195.
- 2. T. Watanabe, Y. Yoshida. Dielectric breakdown of gate insulator due to reactive ion etching. Solid State Tech. pp.263, April 1984.
- 3. K. H. Ryden, H. Norstrom, C. Nender, S. Berg. Oxide breakdown due to charge accumulation during plasma etching. J. Electrochem. Soc.pp.3113, vol.134, No.12., 1987.
- 4. F. Shone, K. Wu, J. Shaw, E. Hokelet, S. Mittal, A. Haranahalli, Gate oxide charging and its elimination for metal antenna capacitor and transistor in VLSI CMOS double layer metal technology. In : Proc. International Symposium of VLSI Technology, VLSI-89, Kyoto, 1989, pp.73.
- 5. W. M. Greene, J. B. Kruger, G. Kooi. Magnetron etching of polysilicon : electrical damage. J. Vac. Sci. Technol., vol-B9, pp.366, 1991.
- 6. C. T. Gabriel. Gate oxide damage from polysilicon etching. J. Vac. Sci. Technol., vol-B9, pp.370, 1991.
- 7. H. Shin, C. C. King, T. Horiuchi, C. Hu. Thin oxide charging current during plasma etching of aluminum. IEEE Electron Devices Lett., vol-12, No.8, pp.404, 1991.
- 8. S. Fang, J. P. McVittie. A model and experiments for thin oxide damage from wafer charging in magnetron plasma. IEEE Electron Devices Lett., vol-13, No.6, pp.347, 1992.
- 9. H. Shin, C. Hu. Monitoring plasma-process induced damage in thin oxide. IEEE Trans. on Semi. Manu., vol-6, No.1, pp.96, 1993.
- 10. M. R. Lin, P. Fang, H. Heiler, R. Lee, R. Rakkhit, L. Shen. Characterization and optimization of metal etch processes to minimize charging damage to submicron transistor gate oxide. IEEE Electron Devices Lett., vol-15, No.1, pp.25, 1994.
- 11. K. R. Mistry, B. J. Fishbein, B. S. Doyle. Effect of plasma-induced charging damage on n-channel and p-channel MOSFET hot carrier reliability. In : 32th Proc. International Reliability Physics Symposium, IRPS 94, San Hose, April 1994, pp.42.
- 12. K. Noguchi, K. Okumura. The effect of plasma-induced oxide and interface degradation on hot carrier reliability. In : 32th Proc. International Reliability Physics Symposium, IRPS 94, San Hose, April 1994, pp.232.
- 13. X. Li, R. Divakaruni, J. T. Hsu, V. Prabhakar, P. Aum, D. Chan, C. R. Viswanathan. Effect of plasma poly etch on effect channel length and hot carrier reliability in submicron transistor. IEEE Electron Devices Lett., vol-15, No.4, pp.140, 1994.
- 14. K Hashimoto. Charging damage caused by electron shading effect. Jpn. J. Appl. Phys. Vol.33, pp.6013, 1994.
- 15. B. Y. Tsui, S. H. Liu, G. L. Lin, J. H. Ho, C. H. Chang, C. Y. Lu. Recovery phenomenon and local field sensitivity of wafer charge-up effect of magnetically enhanced reactive ion etch system. IEEE Electron Devices Lett., vol.16, No.2, pp.64, 1995.
- 16. A. B. Joshi, L. Chung, B. W. Min, D. L. Kwong. Gate oxide thickness dependence of RIE-induced damages on N-channel MOSFET reliability. In : 34th Proc. International Reliability Physics Symposium, IRPS 96, Las Vegas, April 1996, pp.300.
- 17. K. P. Cheung, C. P. Chang. Plasma-charging damage : a physical model. J. Appl. Phys., vol.75, No.9, pp.4415, 1994
- 18. S. Krishnan, S. Rangan, S. Hattangady, G. Xing, K. Brennan, M. Rodder, S. Ashok. Assessment of charge-induced damage to ultra-thin gate MOSFETs. In : International Electron Device Meeting Tech, Dig. IEDM-97, Washington D.C., December 1997, pp.445.
- 19. S. Krishnan, W. W. Dostalik, K. Brennan, S. Aur. Inductively coupled plasma (ICP) metal etch damage to 30-60  $\AA$  gate oxide. In : International Electron Device Meeting Tech, Dig. IEDM-96, San Francisco, December 1996, pp.731.
- 20. S, Ma, J. P. McVittie. Prediction of plasma charging induced gate oxide tunneling current and antenna dependence by plasma charging probe. In : Proc. Of International Symposium on Plasma Process Induced Damage, P2ID-96, Santa Clara, May 1996, pp.20.
- 21. P. K. Aum, R. Brandshaft, D. Brandshaft, T. B. Dao. Controlling plasma charge damage in advanced semiconductor manufacturing – challenge of small feature size device, large chip size, and large wafer size. IEEE Trans. Electron Devices, vol.45, No.3, pp.722, 1998.
- 22. W. Lukaszek. Quantifying wafer charging during via etch. In : Proc. of International Symposium on Plasma Process Induced Damage, P2ID-96, Santa Clara, May 1996, pp.30.
- 23. H. C. Cheng, W. Lin, T. K. Kang, Y. C. Peng, B. T. Dai. A novel two-step etching to suppress the charging damages during metal etching employing helicon wave plasma. IEEE Electron Devices Lett., vol-19, No.6, pp.183, 1998.
- 24. S. Krishnan, Ajith Amerasekera. Antenna protection strategy for ultra-thin gate MOSFETs. In : 36th Proc. International Reliability Physics Symposium, IRPS 98, Reno, March/April 1998, pp.302.
- 25. T. Makabe, J. Atsui, M. Shibata, N. Nakano. Toward charging free plasma processes : phase space modeling between pulsed plasma and microtrench. In : Proc. Of International Symposium on Plasma Process Induced Damage, P2ID-98, Honolulu, June, 1998, pp.156.
- 26. K. Noguchi, H. Ohtake, S. Samukawa, T. Horiuchi. Suppression of topography-dependent charging damage to MOS devices using pulse-time-modulated plasma. In : Proc. Of International Symposium on Plasma Process Induced Damage, P2ID-98, Honolulu, June, 1998, pp.176.
- 27. The national Technology Roadmap for Semiconductors. Semiconductor Industry Association, pp.101, 1997.
- 28. The national Technology Roadmap for Semiconductors. Semiconductor Industry Association, pp.101, 1997.
- 29. M. Okandan, S. J. Fonash, O. O. Awadelkarim, Y. D. Chan, and Fred Preuninger. Softbreakdown damage in MOSFET's due to high-density plasma etching exposure. IEEE Electron Devices Lett., vol-17, No.8, pp.388, 1996.
- 30. D. Park and C. Hu. Plasma charging damage on ultra-thin gate oxide. In : Proc. of International Symposium on Plasma Process Induced Damage, P2ID-97, San Francisco, May, 1997, pp.15.
- 31. D. Park, M. Kennard, Y. Melaku, N. Benjamin, T. J. King, and C. Hu. Stress-induced leakage current due to charging damage : gate oxide thickness and gate poly-Si etching condition dependence. In : Proc. of International Symposium on Plasma Process Induced Damage, P2ID-98, Honolulu, June, 1998, pp.56.
- 32. D. Park and C. Hu. The prospect of process-induced charging damage in future thin gate oxides. Microelectronics Reliability, vol.39, pp.567, 1999.
- 33. N. Matsunaga, H. Yoshinari, K. Tomioka, H. Shibata. Damascene process induced charging damage phenomenon. In : Proc. of the International Interconnect Technology Conference, IITC-99, San Francisco, May, 1999, pp.276.
- 34. C. C. Chen, H. C. Lin, C. Y. Chang, M. S. Liang, C. H. Chien, S. K. Hsien, and T. Y. Huang. Plasma-induced charging damage in ultrathin (3nm) nitrided oxide. In : Proc. of International Symposium on Plasma Process Induced Damage, P2ID-99, Monterey, May, 1999, pp.141.
- 35. C Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, K. W. Terrill. Hot electron-induced MOSFET degradation – model, monitor, and improvement. IEEE Trans. Electron Devices, vol.32, No.3, pp.375, 1985.
- 36. W. S. Chang, B. Davari, M. R. Wordeman, Y. Taur, C. C. C. Hsu, and M. D. Rodriguez. A high-performance 0.25-μm CMOS technology : I-design and characterization. IEEE Trans. Electron Devices, vol.39, No.4, pp.959, 1992.
- 37. C. C. H. Hsu, D. S. Wen, M. R. Wordeman, Y. Taur, T. H. Ning. A comprehensive study of hot-carrier instability in P- and N-type poly-Si gated MOSFET's. IEEE Trans. Electron Devices, vol.41, No.5, pp.675, 1994.
- 38. B. Y. Tsui, S. H. Her, G. L. Lin, J. H. Ho, C. H. Chang, and C. Y. Lu. Recovery phenomenon and local field sensitivity on wafer charge-up effect of magnetically enhanced reactive ion etch system. IEEE Electron Device Lett., vol.16, No.2, pp.64, 1994.

# **Figure Captions**

- Fig.1. Schematic diagram of the test structure used to study the plasma process induced damage during contact hole etch. The area antenna ratio at poly-Si layer is 1000. Structures with various contact number, contact size, and contact density are all designed and measured.
- Fig.2. Cumulative probability plots of (a) gate current  $I_g$ , (b) threshold voltage  $V_{th}$ , and (c) transconductance gm of NMOS devices with various contact number before F-N stress.
- Fig.3. Cumulative probability plots of (a) gate current  $I_g$ , (b) threshold voltage  $V_{th}$ , and (c) transconductance gm of PMOS devices with various contact number before F-N stress.
- Fig.4. Cumulative probability plots of (a) gate current and (b) threshold voltage shift of PMOS devices with various contact number after F-N stress at inversion polarity at 1 mA/cm<sup>2</sup> for 10 second.
- Fig.5. Threshold voltage shift of (a) PMOS devices and (b) NMOS devices with various contact numbers after hot carrier stress. The PMOS devices is stressed at  $V_{ds}$ =-5 V and  $V_{gs}$ =-0.8 V. The NMOS devices is stressed at  $V_{ds}$ =4.5 V and  $V_{gs}$ =1.6 V.
- Fig.6. Threshold voltage shift of PMOS devices with various contact hole size of 0.2, 0.25 and 0.3 μm. The contact space is 0.3 μm and the number is 600.
- Fig.7. Threshold voltage shift of PMOS devices with various contact hole space of 0.3, 0.6, and 1.2 μm. The contact size is 0.3 μm and the contact number is 625.

Fig.1



 $Fig.2(a)$ 



 $Fig.2(b)$ 



 $Fig.2(c)$ 



 $Fig.3(a)$ 



 $Fig.3(b)$ 



 $Fig.3(c)$ 



 $Fig.4(a)$ 



 $Fig.4(b)$ 



 $Fig.5(a)$ 



 $Fig.5(b)$ 









