

Investigation of Impact Ionization in InAs-Channel HEMT for High-Speed and Low-Power Applications

Chia-Yuan Chang, Heng-Tung Hsu, *Senior Member, IEEE*, Edward Yi Chang, *Senior Member, IEEE*, Chien-I Kuo, Suman Datta, *Senior Member, IEEE*, Marko Radosavljevic, Yasuyuki Miyamoto, *Member, IEEE*, and Guo-Wei Huang, *Member, IEEE*

Abstract—An 80-nm InP high electron mobility transistor (HEMT) with InAs channel and InGaAs subchannels has been fabricated. The high current gain cutoff frequency (f_t) of 310 GHz and the maximum oscillation frequency (f_{max}) of 330 GHz were obtained at $V_{DS} = 0.7$ V due to the high electron mobility in the InAs channel. Performance degradation was observed on the cutoff frequency (f_t) and the corresponding gate delay time caused by impact ionization due to a low energy bandgap in the InAs channel. DC and RF characterizations on the device have been performed to determine the proper bias conditions in avoidance of performance degradations due to the impact ionization. With the design of InGaAs/InAs/InGaAs composite channel, the impact ionization was not observed until the drain bias reached 0.7 V, and at this bias, the device demonstrated very low gate delay time of 0.63 ps. The high performance of the InAs/InGaAs HEMTs demonstrated in this letter shows great potential for high-speed and very low-power logic applications.

Index Terms—Gate delay time, high electron mobility transistors (HEMTs), impact ionization, InAs-channel.

I. INTRODUCTION

WITH THE ultimate limit for the scaling of Si devices for device-performance improvement being approached, planar III–V compound semiconductor field effect transistors (FETs) have been identified as one of the most attractive devices for nanoelectronic applications. The excellent RF performance has been demonstrated by InAlAs/InGaAs high electron mobility transistors (HEMTs) on InP substrate [1]. Generally, higher electron mobility and velocity can be realized by the increase of the indium content in the InGaAs channel, which makes InAs-channel heterostructure FETs (HFETs) well suitable for low-power and high-speed logic applications due to the extremely high electron mobility of more than $30\,000\text{ cm}^2/\text{V} \cdot \text{s}$ [2], [3].

Manuscript received June 19, 2007. This work was supported in part by the National Science Council under Contract NSC 96-2752-E-009-001-PAE, by the Ministry of Economic Affairs, Taiwan, R.O.C., under Contract 95-EC-17-A-05-S1-020, and by the “Nanotechnology Support Project” of the Ministry of Education, Culture, Sports, Science, and Technology (MEXT), Japan. The review of this letter was arranged by Editor G. Meneghesso.

C.-Y. Chang, E. Y. Chang, and C.-I. Kuo are with the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: edc@mail.nctu.edu.tw).

H.-T. Hsu is with the Department of Communications Engineering, Yuan Ze University, Chung Li 320, Taiwan, R.O.C.

S. Datta and M. Radosavljevic are with the Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, OR 97124 USA.

Y. Miyamoto is with the Department of Physical Electronics, Tokyo Institute of Technology, O-okayama, Meguro-ku, Tokyo 152-8552, Japan.

G.-W. Huang is with the National Nano Device Laboratories, Hsinchu 30078, Taiwan, R.O.C.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.906083

However, high indium-content devices usually suffer from serious kink effect, low breakdown voltage, and high output transconductance caused by the electron–hole pair generation created by impact ionization. This phenomenon is even more remarkable for InAs/AlSb structures because of the lack of hole confinement due to type II alignment [2]. In general, the output conductance limits the achievable gain and the breakdown voltage and has a direct impact on the power performance of such devices [4], [5].

In this letter, the impact-ionization behavior in the RF and digital performances of the InAs HEMT with $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InAs}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ composite channel structure was investigated. Owing to the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ subchannels with a higher energy bandgap, the $\text{InAs}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ heterostructure obtains a lower gate leakage current and a higher breakdown voltage. The effect of impact ionization on the device performance will also be discussed, with the optimum bias conditions determined through complete dc and RF characterizations.

II. DEVICE FABRICATION

The HEMT structure was grown on 2” semi-insulating InP substrate by molecular beam epitaxy. The structure from bottom to top consisted of a 600-nm-thick $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer layer, a 3-nm-thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ lower subchannel, a 5-nm-thick InAs channel layer, a 3-nm-thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ upper subchannel, a 3-nm-thick $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ spacer layer, a Si δ -doped (sheet density of $4 \times 10^{12}\text{ cm}^{-2}$) layer, a 5-nm-thick $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ barrier, a 5-nm-thick InP etching stop layer, and a 40-nm-thick Si-doped $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ cap ($2 \times 10^{19}\text{ cm}^{-3}$). The InP etching stop layer was used to improve the selectivity of wet chemical recess etch and provide semiconductor surface passivation on each side of the gate to reduce the trapping effect on the InAlAs surface [6]. With the use of the InP etching stop layer, the lateral recess length was easy to control, and the RF performance was improved [7].

The mesa isolation was done by wet chemical etch. Source and drain ohmic metals were formed with 240-nm-thick Au/Ge/Ni/Au and alloyed by rapid thermal annealing at 250 °C for 30 s. As a result of the highly Si-doped cap, a low ohmic contact resistance (R_c) of $0.025\ \Omega \cdot \text{mm}$ and a sheet resistance (R_{sh}) of $35.3\ \Omega/\square$ were obtained by using the transmission line model method. The T-shaped gate lithography was carried out in 50-keV JEOL electron beam lithography system (E-beam). The gate recess was performed by wet chemical etching using succinic acid-based solution. The Ti/Pt/Au gate metal was formed by evaporation and lift off. The gate length of 80 nm was estimated by scanning electron microscopy. Devices were passivated using a 100-nm-thick plasma-enhanced




Fig. 1. Output characteristics of a $0.08 \mu\text{m} \times 100 \mu\text{m}$ InAs/InGaAs HEMT. (a) Drain current I_D as a function of drain bias V_{DS} with different gate voltage V_G from 0 to -0.8 V. (b) Normalized output conductance g_o as a function of V_{DS} .




Fig. 2. (a) DC transconductance g_m of a $0.08 \mu\text{m} \times 100 \mu\text{m}$ device as a function of V_G with different drain voltage V_{DS} . (b) Plot of $|S_{21}|$ measured at 10, 30, and 60 GHz and g_m versus drain-source voltage of $0.08 \mu\text{m} \times 100 \mu\text{m}$.

chemical-vapor-deposition silicon nitride film. Finally, the air-bridges were formed with $2 \mu\text{m}$ of plated Au.

III. RESULTS AND DISCUSSION

Fig. 1(a) shows the current–voltage (I – V) characteristics of the 80-nm gate HEMT device with a $2 \times 50 \mu\text{m}$ gate width. As observed from the figure, this device can be well pinched off with a threshold voltage of -0.7 V and demonstrates a high breakdown voltage with a low gate leakage current. Additionally, a relatively high drain–current density of 700 mA/mm was observed at a low V_{DS} of 0.5 V, primarily due to the superior electron transport properties in the InAs channel. It is noted from the I – V curve that the drain current tends to increase at a constant slope for $V_{DS} > 0.7$ V. This is mainly due to the existence of impact ionization as evidenced by the hump occurred in the vicinity of $V_{DS} = 0.7$ V that was observed in the output conductance measurement, as shown in Fig. 1(b). Fig. 2(a) shows the dc transconductance (g_m) as a function of gate voltage (V_G) at different V_{DS} from 0.3 to 1.1 V. The device exhibits high g_m values, with a peak of 1600 mS/mm at $V_{DS} = 0.5$ V and 2630 mS/mm at $V_{DS} = 1.1$ V. The drastic increase in peak g_m values for $V_{DS} > 0.7$ V is mainly due to the additional electron–hole pairs generated by impact ionization in the channel. Electrons merely flow in the channel, which adds to the channel current, and increase the transconductance. However, if the resulting holes are unconfined by band lineup, the holes will leave the channel and flow into the negatively bias Schottky gate either to cause an increase in the gate

leakage current or to accumulate below the gate (or channel) area, contributing to a higher gate-to-source capacitance. A record-high ON-state breakdown voltage (BV_{DS} , defined at 1-mA/mm gate current) of 1.75 V was measured at $V_G = -0.8$ V, indicating a good hole confinement achieved by such a channel structure [4], [5], [8].

To investigate the effect of impact ionization on the RF performance, the S -parameter of the $2 \times 50 \mu\text{m}$ device was measured using Cascade Microtech on-wafer probing system with a vector network analyzer from 1 to 110 GHz. A standard load–reflection–reflection–match calibration method was used to calibrate the measurement system. Fig. 2(b) shows the measured $|S_{21}|$ (in decibels) at various frequencies as functions of drain voltage. DC transconductance g_m , as a function of drain voltage, is also included in the figure. It is clear that, despite the monotonic increasing trend of g_m with the drain voltage, $|S_{21}|$ tends to saturate at a constant level for drain biases higher than 0.7 V. The primary reason was that the impact ionization occurred at drain biases higher than 0.7 V and the generated electrons cannot catch up with the field modulation at RF frequencies. The gate current plotted as a function of gate voltage, as shown in Fig. 3(a), further manifests the impact-ionization phenomenon occurred when V_{DS} was higher than 0.7 V. It also shows better gate leakage performance as compared to the Sb-based InAs-HFETs [8], [9]. To further investigate such phenomenon, the pad parasitic effects were carefully deembedded through the S -parameter measurements, and the intrinsic device parameters were extracted and listed in Table I. The extracted RF g_m values at different bias levels are also




Fig. 3. (a) Gate current I_G plotted as a function of V_{GS} at different V_D from 0 to 1 V, 0.1 V per step. (b) Typical current gain $|h_{21}|$, MAG/MSG, and U_g as a function of frequency of a $0.08 \mu\text{m} \times 100 \mu\text{m}$ InAs/InGaAs HEMT. The V_{DS} is 0.7 V, and the V_G is -0.4 V.

TABLE I
EXTRACTED INTRINSIC PARAMETERS OF A $0.08 \mu\text{m} \times 100 \mu\text{m}$
InAs/InGaAs HEMT WITH DIFFERENT DRAIN-SOURCE
VOLTAGE V_{DS} FROM 0.5 TO 0.9 V

V_{DS}	0.5V	0.6V	0.7V	0.8V	0.9V
C_{GS} (fF)	53.0	62.1	73.2	78.4	88.3
C_{GD} (fF)	35.0	24.8	23.1	20.0	18.3
RF g_m (mS/mm)	1380	1480	1870	1620	1550
f_t (GHz)	250	272	310	239	232

listed in the table. It can be observed that the drastic increase in C_{GS} at higher drain bias levels, together with the decrease in RF g_m caused by impact ionization, severely degrades the cutoff frequency f_t , resulting in the peaked f_t value of 310 GHz at $V_{DS} = 0.7$ V.

Complete dc and RF analysis for the investigation of the effect of impact ionization on the device reveal that the device should be biased at $V_{DS} = 0.7$ V for optimum performance. Current gain ($|h_{21}|^2$), Mason's unilateral gain (U_g), and MAG/MSG as a function of frequency are plotted in Fig. 3(b). The intrinsic f_T and f_{max} obtained for the $2 \times 50 \mu\text{m}$ device are 310 and 330 GHz at $V_{DS} = 0.7$ V, exhibiting better performance than other InAs-channel devices with InAlAs or Sb-based barrier [8], [10] and comparable to the performance of InGaAs-channel HEMTs with high In concentration [1], [11], [12]. To characterize such device for high-speed logic applications, the gate delay time (CV/I), according to the definition in [13], was calculated to be 0.63 ps at the optimum bias $V_{DS} = 0.5$ V. This excellent intrinsic device speed of the InAs/InGaAs HEMT shows great potential for logic applications compared to the state-of-the-art planar and nonplanar Si logic transistors.

IV. CONCLUSION

In this letter, a high-performance InAs/InGaAs HEMT was demonstrated. High ON-state breakdown voltage BV_{DS} of 1.75 V and very low gate leakage current were obtained by using $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ barrier layer and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InAs}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ composite channel structure. The effect of impact ionization on the device performance has been investigated through complete dc and RF characterizations which determine the optimum drain bias voltage of 0.7 V. High current gain cutoff frequency (f_t) of 310 GHz and maximum oscillation frequency (f_{max}) of 330 GHz with a very low gate delay time

of 0.63 ps were achieved at the optimum drain voltage of 0.7 V. With the high gain and high speed at low drain voltage, such devices show tremendous potential in future high-speed and low-power logic applications.

REFERENCES

- [1] Y. Yamasjita, A. Endoh, K. Shinohara, K. Hikosaka, and T. Matsui, "Pseudomorphic $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ HEMTs with an ultra-high f_T of 562 GHz," *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 573–575, Oct. 2002.
- [2] C. R. Bolognesi, "Antimonide-based high-speed electronics: A transistor perspective," in *Proc. 14th Int. Conf. IPRM*, May 2002, pp. 55–58.
- [3] G. Tuttle and H. Kroemmer, "An AlSb–InAs–AlSb quantum well HFET," *IEEE Trans. Electron Devices*, vol. ED-34, no. 11, p. 2358, Nov. 1987.
- [4] Y. Royter, K. R. Elliott, P. W. Deelman, R. D. Rajavel, D. H. Chow, I. Milosavljevic, and C. H. Fields, "High-frequency InAs-channel HEMTs for low power ICs," in *IEDM Tech. Dig.*, Dec. 2003, pp. 30.7.1–30.7.4.
- [5] A. Leuther, R. Weber, M. Dammann, M. Schlechtweg, M. Mikulla, M. Walther, and G. Weimann, "Metamorphic 50 nm InAs-channel HEMT," in *Proc. 17th Int. Conf. IPRM*, May 2005, pp. 129–132.
- [6] G. Meneghesso, D. Buttari, E. Perin, C. Canali, and E. Zanoni, "Improvement of DC, low frequency and reliability properties of InAlAs–InGaAs InP-based HEMTs by means of an InP etch stop layer," in *IEDM Tech. Dig.*, Dec. 1998, pp. 227–230.
- [7] T. Suemitsu, H. Yokoyama, T. Ishii, T. Enoki, G. Meneghesso, and E. Zanoni, "30-nm two-step recess gate InP-based InAlAs/InGaAs HEMTs," *IEEE Trans. Electron Devices*, vol. 49, no. 10, pp. 1694–1700, Oct. 2002.
- [8] C. Kadow, M. Dahlström, J.-U. Bae, H.-K. Lin, A. C. Gossard, M. J. W. Rodwell, B. Brar, G. J. Sullivan, G. Nagy, and J. I. Bergman, "nn⁺-InAs–InAlAs recess gate technology for InAs-channel millimeter-wave HFETs," *IEEE Trans. Electron Devices*, vol. 52, no. 2, pp. 151–158, Feb. 2005.
- [9] C. R. Bolognesi, M. W. Dvorak, and D. H. Chow, "Impact ionization suppression by quantum confinement: Effects on the dc and microwave performance of narrow-gap channel InAs/AlSb HFETs," *IEEE Trans. Electron Devices*, vol. 46, no. 5, pp. 826–832, Feb. 1999.
- [10] J. Bergman, G. Nagy, G. Sullivan, B. Brar, C. Kadow, H.-K. Lin, A. Gossard, and M. Rodwell, "InAs/AlSb HFETs with f_t and f_{max} above 150 GHz for low-power MMICs," in *Proc. 15th Int. Conf. IPRM*, May 2003, pp. 219–222.
- [11] K. Shinohara, Y. Yamashita, A. Endoh, I. Watanabe, K. Hikosaka, T. Matsui, T. Mimura, and S. Hiyamizu, "547-GHz f_t $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}-\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ HEMTs with reduced source and drain resistance," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 241–243, Jan. 2004.
- [12] D.-H. Kim, J. A. Alamo, J.-H. Lee, and K.-S. Seo, "The impact of side-recess spacing on the logic performance of 50 nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ HEMTs," in *Proc. 18th Int. Conf. IPRM*, May 2006, pp. 177–180.
- [13] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 153–158, Mar. 2005.