

A Program-Erasable High- κ Hf_{0.3}N_{0.2}O_{0.5} MIS Capacitor With Good Retention

H. J. Yang, Albert Chin, *Senior Member, IEEE*, W. J. Chen, C. F. Cheng, W. L. Huang, I. J. Hsieh, and S. P. McAlister, *Senior Member, IEEE*

Abstract—We describe a programmable-erasable MIS capacitor with a single high- κ Hf_{0.3}N_{0.2}O_{0.5} dielectric layer. This device showed a capacitance density of ~ 6.6 fF/ μm^2 , low program and erase voltages of +5 and -5 V, respectively, and a large ΔV_{fb} memory window of 1.5 V. In addition, the 25 °C data retention was good, as indicated by program and erase decay rates of only 2 and 6.2 mV/dec, respectively. Such device retention is attributed to the deep trapping level of 1.05 eV in the Hf_{0.3}N_{0.2}O_{0.5}.

Index Terms—Capacitor, dynamic random access memory (DRAM), erase, high- κ , nonvolatile memory (NVM), program.

I. INTRODUCTION

CAPACITORS are essential devices for various analog, RF, and DRAM functions [1]–[8] in circuits. It is also desirable to have a program-erasable nonvolatile memory (NVM) function [9]–[17] to integrate low-cost embedded Flash memory into CMOS technology. To address these issues, we have previously described a program-erasable AlN MIS capacitor, which used a charge-trapping mechanism [9]–[11]. Although small degradation was achieved at room temperature and much better than a SiN MIS device [17], the data retention at 100 °C was poor due to charge detrapping. Recently, an HfNO metal–oxide–nitride–oxide–semiconductor (MONOS) NVM with a lower N content ($< 10\%$) has been demonstrated with a record low program/erase (P/E) voltage, at a speed of 100 μs [16]. In this paper, we describe an improved device that incorporates a high- κ Hf_{0.3}N_{0.2}O_{0.5} with a large N content of 20%, where a deeper trapping energy and/or a smaller band offset are expected from increasing the N% [14]–[16]. A large memory window, with a flat-band voltage difference (ΔV_{fb}) of 1.5 V, was measured under ± 5 -V and 1-ms P/E conditions.

Manuscript received June 12, 2007; revised July 11, 2007. This work was supported in part by NSC 95-2221-E-009-275 and TDPA DOIT MOEA 94-EC-17-A-01-S1-047 of Taiwan, R.O.C. The review of this letter was arranged by Editor C.-P. Chang.

H. J. Yang, A. Chin, and C. F. Cheng are with the Nano Science Technology Center, Department of Electronics Engineering, National Chiao-Tung University, University System of Taiwan, Hsinchu 300, Taiwan, R.O.C. (e-mail: albert_achin@hotmail.com).

W. J. Chen is with the Graduate Institute of Materials Engineering, National Ping-Tung University of Science and Technology, Ping-Tung 912, Taiwan, R.O.C.

W. L. Huang and I. J. Hsieh are with the Department of Electrical Engineering, Chung Hua University, Hsinchu 300, Taiwan, R.O.C.

S. P. McAlister is with the National Research Council of Canada, Ottawa, ON K1A 0R6, Canada.

Digital Object Identifier 10.1109/LED.2007.905375

Furthermore, the data retention showed very small P and E decay rates (2 and 6.2 mV/dec, respectively) at 25 °C and still good at 100 °C with small values of 104 and 116 mV/dec, respectively [11]–[16]. The better high-temperature retention than that of AlN MIS capacitor was due to the deep trapping energy of the Hf_{0.3}N_{0.2}O_{0.5}.

II. EXPERIMENTAL DETAILS

The MIS devices were formed by sputter-depositing a ~ 29 -nm-thick Hf_{1-x-y}N_xO_y dielectric on Si substrate, under mixed O₂ and N₂ with controlled O₂/N₂ flow ratio. After a postdeposition annealing, a TaN layer was deposited and patterned to form the top electrode. Finally, the devices were given a rapid thermal annealing at 900 °C for 30 s to evaluate the thermal stability. X-ray photoelectron spectroscopy (XPS) was used to determine that the composition was Hf_{0.3}N_{0.2}O_{0.5}. The HfNO for NVM [16] is different from that used as a CMOS gate dielectric [18], [19]: the former is optimized for large charge trapping, with a high N content, whereas the latter requires a small N% to improve the high-temperature stability to give a low trap density. The HfNO with N = 20% is chosen by considering the increasing trapping energy with N% increase, but which is low enough to prevent metallic conduction. The formed HfNO shows good reproducibility by controlling the O₂/N₂ flows during reactive sputtering from an Hf target [16]. Even better reproducibility can be reached by atomic layer deposition. The fabricated 100 \times 100 μm devices were characterized by I - V and C - V measurements. A pulse generator was used for the P/E study.

III. RESULTS AND DISCUSSION

In Fig. 1(a) and (b), we show the C - V characteristics and ΔV_{fb} time dependence of the high- κ Hf_{0.3}N_{0.2}O_{0.5} MIS capacitors, respectively. The devices showed a capacitance density of 6.6 fF/ μm^2 and a κ value of ~ 22 . The $|V_{\text{fb}}|$ increases with P/E time, as does ΔV_{fb} with increasing P/E voltage. This suggests that the V_{th} shift mechanism is caused by charge trapping. We found a switching speed of ~ 1 ms due to the rapid increase in ΔV_{fb} between 0.1 and 1 ms and the approximate saturation for times from 1 to 100 ms. From the ΔV_{fb} shift for P/E conditions of ± 5 V for 1 ms, a memory window of 1.5 V was measured, which is larger than that of an AlN device [9] and is comparable with certain silicon–oxide–nitride–oxide–silicon




Fig. 1. (a) $C-V$ characteristics of the $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ MIS capacitor after applying a $\pm 5\text{-V}$ P/E voltage for various periods from 0.1 to 100 ms. (b) $C-V$ for various P/E voltages from ± 3 to ± 5 V, as a function of the P/E time. The insert shows the $V_{fb} - P/E$ time plot.

NVM [13] data. Note that both the $6.6 \text{ fF}/\mu\text{m}^2$ capacitance density and the $9\times$ tunability are larger than those for current varactors made in IC foundries [20] (typically only $1.3 \text{ fF}/\mu\text{m}^2$ density and $2.1\times$ tunability) and are comparable with values for advanced varactors [21], [22]. The 5-V operation voltage is also useful for certain I/O circuits and is suitable for RF IC.

Fig. 2(a) and (b) shows the retention and cycling characteristics. The retention data indicate P and E decay rates of only 2 and 6.2 mV/dec, respectively, at 25 °C. At 100 °C, still good P and E decay rates of 104 and 116 mV/dec, respectively, are obtained [11]–[13]. Moreover, the retention of this $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ device is significantly better than that of an AlN MIS capacitor, which had a closed memory window at 10 000 s at 100 °C. A memory window of 1.3 or 0.9 V was preserved under ± 5 or ± 4 V, 1-ms P/E for 10^3 cycles, respectively, which indicates the good device characteristics. Note that the use of a higher N% in HfNO did not degrade the erase speed and reliability. From previous T-Supreme and Medici simulation, the erase mechanism is primary due to hole injection from the Si channel [15]. Therefore, the cycling stress reliability is comparable with our results for AlN. We note that the cycling characteristics can be improved by adding a thin tunnel oxide at the HfNO/Si interface, similar to MONOS [14]–[17] and double-tunneling TaN/Al2O3/SiN/SiO2/Si (TANOS) cases [25].




Fig. 2. (a) Retention characteristics at 25 °C and 100 °C of the $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ MIS capacitor, measured to 10 000 s, after a 1-ms $\pm 5\text{-V}$ P/E writing pulse. (b) Cycling characteristics of the $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ MIS capacitor. Data for an AlN MIS capacitor are shown for comparison in (a). The insert in (b) shows the variation of V_{fb} with cycling.




Fig. 3. $\ln(J) - E^{1/2}$ plot, using the measured $I-V$ of a TaN/ $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ /Si MISFET device, where the electron injection is from the Si. Calculated data using both SE and FP conduction models are included. The inserted figure shows the band diagram of the $\text{Hf}_{0.3}\text{N}_{0.2}\text{O}_{0.5}$ MISFET devices, where the barrier height and trap energy were obtained from SE and FP fits to the measured data.

We plot the $\ln(J) - E^{1/2}$ relation in Fig. 3 using the measured $I-V$ data from MISFET device, where the electron injection is from the Si under inversion. The linear

$\ln(J) - E^{1/2}$ relations fit a Schottky emission (*SE*) or Frenkel–Poole (*FP*) conduction [8] model at 25 °C, 45 °C, 65 °C, and 85 °C. In the expression

$$J \propto \exp\left[\frac{\gamma E^{1/2} - q\varphi_{b,t}}{kT}\right], \quad \gamma = \left(\frac{q^3}{\eta\pi\epsilon_0\kappa_\infty}\right)^{1/2}. \quad (1)$$

$\eta = 1$ for the *FP* case and 4 for the *SE* case, which implies different slopes (γ) in a $\ln(J) - E^{1/2}$ plot. The extracted low-field *SE* barrier height $q\varphi_b$ and high-field *FP* trap energy $q\varphi_t$ are plotted in the inserted figure. The data give a small *SE* barrier height of 0.7 eV and a dominant *FP* trap energy of 1.05 eV. The small barrier height, deep trap energy, and the corresponding better retention data suggest that the trap energy is deeper than that in our previous AlN MONOS [14], [15]. The merits of using the $\ln(J) - E^{1/2}$ relation for extracting the trap energy and barrier height are its accuracy ($< 6 \sim 12\%$ error for changing dielectric thickness by more than $2\times$ [23]) and its simple experimental setup, compared with methods that require both high-resolution XPS and reflection electron energy loss spectroscopy [24].

IV. CONCLUSION

We have demonstrated a program-erasable Hf_{0.3}N_{0.2}O_{0.5} MIS capacitor with good 100 °C data retention and high 6.6 fF/ μm^2 density. This new capacitor should find wide applications for analog, RF, DRAM, and low-cost embedded Flash memory.

REFERENCES

- [1] C.-M. Hung, Y.-C. Ho, I.-C. Wu, and K. O. , "High-Q capacitors implemented in a CMOS process for low-power wireless applications," in *IEEE MTT-S Int. Microwave Symp. Dig.*, 1998, pp. 505–511.
- [2] J. A. Babcock, S. G. Balster, A. Pinto, C. Dirnecker, P. Steinmann, R. Jumpertz, and B. El-Kareh, "Analog characteristics of metal-insulator-metal capacitors using PECVD nitride dielectrics," *IEEE Electron Device Lett.*, vol. 22, pp. 230–232, May 2001.
- [3] C. H. Ng, K. W. Chew, J. X. Li, T. T. Tioa, L. N. Goh, and S. F. Chu, "Characterization and comparison of two metal-insulator-metal capacitor schemes in 0.13 μm copper dual damascene metallization process for mixed-mode and RF application," *IEDM Tech. Dig.*, pp. 241–244, 2002.
- [4] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, "High-capacitance Cu/Ta₂O₅/Cu MIM structure for SoC applications featuring a single-mask add-on process," *IEDM Tech. Dig.*, pp. 940–942, 2002.
- [5] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Fu, A. Chin, and D. L. Kwong, "High performance HfO₂ - Al₂O₃ laminate MIM capacitors by ALD for RF and mixed signal IC applications," *IEDM Tech. Dig.*, pp. 379–382, 2003.
- [6] K. C. Chiang, A. Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, and C. C. Liao, "Very high- κ and high density TiTaO MIM capacitors for analog and RF applications," in *Symp. on VLSI Tech. Dig.*, 2005, pp. 62–63.
- [7] K. C. Chiang, C. C. Huang, A. Chin, W. J. Chen, H. L. Kao, M. Hong, and J. Kwo, "High performance micro-crystallized TaN/SrTiO₃/TaN capacitors for analog and RF applications," in *Symp. on VLSI Tech. Dig.*, 2006, pp. 126–127.
- [8] K. C. Chiang, C. C. Huang, A. Chin, G. L. Chen, W. J. Chen, Y. H. Wu, and S. P. McAlister, "High performance SrTiO₃ metal-insulator-metal capacitors for analog applications," *IEEE Trans. Electron Devices*, vol. 53, pp. 2312–2319, Sep. 2006. Albert Chin.
- [9] C. H. Lai, B. F. Hung, A. Chin, W. J. Yoo, M. F. Li, C. Zhu, S. P. McAlister, and D. L. Kwong, "A novel program-erasable high- κ AlN capacitor," *IEEE Electron Device Lett.*, vol. 26, pp. 148–150, Mar. 2005.
- [10] C. H. Lai, C. F. Lee, A. Chin, C. H. Wu, C. Zhu, M. F. Li, S. P. McAlister, and D. L. Kwong, "A tunable and program-erasable capacitor on Si with long tuning memory," *IEEE RF-IC Symp. Dig.*, pp. 259–262, 2004.
- [11] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A novel SONOS structure of SiO₂/SiN/Al₂O₃ with TaN metal gate for multi-giga bit Flash memories," *IEDM Tech. Dig.*, pp. 613–616, 2003.
- [12] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A novel SONOS structure of SiO₂/SiN/Al₂O₃ with TaN metal gate for multi-Giga bit Flash memories," *IEDM Tech. Dig.*, pp. 613–616, 2003.
- [13] M. Specht, R. Kommling, L. Dreeskornfeld, W. Weber, F. Hofmann, D. Alvarez, J. Kretz, R. J. Luyken, W. Rosner, H. Reisinger, E. Landgraf, T. Schulz, J. Hartwich, M. Stadel, V. Klandievski, E. Hartmann, and L. Risch, "Sub-40 nm tri-gate charge trapping nonvolatile memory cells for high-density applications," in *Symp. on VLSI Tech. Dig.*, 2004, pp. 244–245.
- [14] C. H. Lai, A. Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi, and P. Wu, "Novel SiO₂/AlN/HfAlO/IrO₂ memory with fast erase, large ΔV_{th} and good retention," in *Symp. on VLSI Tech. Dig.*, 2005, pp. 210–211.
- [15] A. Chin, C. C. Laio, K. C. Chiang, D. S. Yu, W. J. Yoo, G. S. Samudra, S. P. McAlister, and C. C. Chi, "Low voltage high speed SiO₂/AlGaIn/AlLaO₃/TaN memory with good retention," *IEDM Tech. Dig.*, pp. 165–168, 2005.
- [16] C. H. Lai, A. Chin, H. L. Kao, K. M. Chen, M. Hong, J. Kwo, and C. C. Chi, "Very low voltage SiO₂/HfON/HfAlO/TaN memory with fast speed and good retention," in *Symp. on VLSI Tech. Dig.*, 2006, pp. 54–55.
- [17] C. H. Lai, C. H. Wu, A. Chin, S. J. Wang, and S. P. McAlister, "A quantum trap MONOS memory device using AlN," *J. Electrochem. Soc.*, vol. 153, pp. G738–G741, Aug. 2006.
- [18] C. S. Kang, H.-J. Cho, R. Choi, Y.-H. Kim, C. Y. Kang, S. J. Rhee, C. Choi, M. S. Akbar, and J. C. Lee, "The electrical and material characterization of hafnium oxynitride gate dielectrics with TaN-gate electrode," *IEEE Trans. Electron Devices*, vol. 51, pp. 220–227, Feb. 2004.
- [19] C. H. Wu, B. F. Hung, A. Chin, S. J. Wang, X. P. Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High temperature stable [Ir₃Si-TaN]/HfLaON CMOS with large work-function difference," in *IEDM Tech. Dig.*, 2006, pp. 617–620.
- [20] H. L. Kao, D. Y. Yang, A. Chin, and S. P. McAlister, "A 2.4/5 GHz dual-band VCO using a variable inductor and switched resonator," in *IEEE Int. Microwave Symp. Dig.*, 2007, pp. 1533–1536.
- [21] K. A. Jenkins and H. Ainspan, "Characteristics of submicron MOS varactors," in *Si Monolithic IC Dig.*, 2006, pp. 123–126.
- [22] C. S. Chu, Y. Zhou, K. J. Chen, and K. M. Lau, "A novel RF high-Q metal-semiconductor-metal planar inter-digitated varactor based on double-channel AlGaIn/GaN HEMT structure," in *Symp. on VLSI Circuit Dig.*, 2005, pp. 402–405.
- [23] C. L. Yuan, P. Darmawan, M. Y. Chan, and P. S. Lee, "Leakage conduction mechanism of amorphous Lu₂O₃ high- κ dielectric films fabricated by pulsed laser ablation," *Euro Phys. Lett.*, vol. 77, pp. 67 001-1–67 001-5, 2007.
- [24] T. Ino, Y. Kamimuta, M. Suzuki, M. Koyama, and A. Nishiyama, "Dielectric constant behavior of Hf–O–N system," *Jpn J. Appl. Phys.*, vol. 45, no. 4B, pp. 2908–2913, 2006.
- [25] Y. Q. Wang, D. Y. Gao, W. S. Hwang, C. Shen, G. Zhang, G. Samudra, Y. C. Yeo, and W. J. Yeo, "Fast erasing and highly reliable MONOS type memory with HfO₂ high- κ trapping layer and Si₃N₄/SiO₂ tunneling stack," in *IEDM Tech. Dig.*, 2006, pp. 971–974.