Effect of Channel-Width Widening on a Poly-Si Thin-Film Transistor Structure in the Linear Region

Kow-Ming Chang, *Member, IEEE*, and Gin-Ming Lin

*Abstract***—This is the first paper to discuss the ON-state drain–current of a special thin-film transistor structure with a wide channel width and a narrow source/drain width in the linear region. The experimental results indicate that when the channel width is wider than the source/drain width, the side-channel current effect is generated. This effect increases the ON-state drain–current due to the additional current-flow paths existing in the side-channel regions and low channel resistance. As the side-channel width increases, the ON-state drain–current initially increases and then gradually becomes independent of the side-channel width when the side-channel width is larger than the effective side-channel width, which depends on the channel width and is largely independent of the source/drain width. This paper also demonstrates that the ON-state drain–current gain is directly proportional to the channel length and the ratio of the channel length to the source/drain width and dependent on the side-channel width.**

*Index Terms***—Drain–current, poly-Si thin-film transistor (TFT), source/drain width, wide channel width.**

I. INTRODUCTION

OW-TEMPERATURE polycrystalline-silicon thin-film transistors (TFTs) are one of the most promising technologies for the ultimate goal of building large-area electronic systems on glass substrates [1]. In flat-panel liquid-crystal, electroluminescence, and plasma displays, as well as other applications such as high-speed printers and page-width optical scanners, poly-Si TFTs can be utilized to integrate peripheral driver circuits on glass for system integration [2]. To integrate peripheral driving circuits on the same glass substrate, a large current drive and a high drain breakdown voltage are necessary for poly-Si TFT devices. Previous studies reported that use of a thin active-channel film is beneficial in obtaining a high current drive [3], [4]. However, the use of a thin activechannel layer typically results in poor source/drain contact and large parasitic series resistance. A thick source/drain region not only reduces the lateral electric field, thus maintaining the

Manuscript received January 16, 2007; revised May 14, 2007. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC 94-2215-E-009-012. The review of this paper was arranged by Editor H. Jaouen.

K.-M. Chang is with the Department of Electronics Engineering and Semiconductor Research Center, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

G.-M. Lin is with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2007.902853

breakdown voltage [5], [6], but also reduces the source/drain series resistance [6]. Therefore, an ideal TFT device structure should consist of a thin active-channel region while maintaining a thick source/drain region.

To achieve this ideal TFT structure, we have proposed a novel four-mask step TFT structure with self-aligned raised source/drain (SARSD) [7]. In the SARSD TFT structure, a special structure was formed, which had a wide channel width and a narrow source/drain width. A high ON-state drain–current was obtained due to low channel resistance and additional current-flow paths existing in the side-channel regions [7]. Several models have been proposed to explain the behavior of the ON-state drain–currents of poly-Si TFTs and to simulate these ON-state drain–current values [8]–[11]. However, the drain–currents of these models were all derived from the assumption that the channel width is identical to the source/drain width. Simulating the ON-state drain–current of an SARSD TFT structure using these models is unreasonable [8]–[11]. Some studies have discussed the case of a narrow channel width [12]–[14]; however, no study has discussed the variations in the ON-state drain–current when the channel width is larger than the source/drain width. Therefore, before new physical models are proposed to elucidate and simulate the ON-state drain–current of a structure with a wide channel width and a narrow source/drain width, such as an SARSD TFT, the relationship among the ON-state drain–current of a structure with a wide channel width and narrow source/drain width, the channel width, the channel length, and the source/drain width must be defined clearly. This task is the aim of this paper, which examines the wide-channel-width effect in poly-Si TFTs. This paper will help us to further understand the behavior of the carrier transport in the channel region when the channel width is larger than the source/drain width and explain the increase of the ON-state current of a wide-channel-width TFT structure such as the SARSD TFT structure.

This paper uses a test structure with a wide channel width and a narrow source/drain width to analyze the influences of the channel width, the channel length, and the source/drain width on ON-state drain–current. Because the kink effect causes an anomalous current increase in the saturation region, this paper only focus on the ON-state drain–current in the linear region.

II. DEVICE FABRICATION

The fabrication processes for a tested *n*-channel poly-Si TFT with a wide channel width and narrow source/drain width were

Fig. 1. Schematic top view of the major fabrication steps for the test TFTs.

as follows. A 50-nm-thick α -Si layer for the active region was deposited by a low-pressure chemical-vapor-deposition (LPCVD) system using SiH₄ at 550 \degree C on 500-nm thermaloxidized silicon wafers. The active region was patterned by a G-line stepper and formed using reactive-ion etching [Fig. 1(a)]. The deposited α -Si film was then annealed at 600 °C for 24 h to become a poly-Si film. A 50-nm plasma-enhanced CVD (PECVD) gate-oxide layer was deposited at 350 ◦C. A 300-nm LPCVD poly-Si gate was then deposited. Because the

G-line stepper system has a layer-to-layer misalignment of less than 0.15 μ m, the gate region [Fig. 1(b)] has two overlapping regions that are $0.15 \mu m$ long and ensure that the source/drain width is narrower than the channel width. After the gate-region formation, the gate, source, and drain regions were formed by ion implantation of phosphorous (dose = 5×10^{15} cm⁻² at 50 keV) and then activated at 600 $°C$ for 24 h [Fig. 1(c)]. Following the source, drain, and gate activation, the 500-nm passivation oxide was deposited by PECVD. Contact holes were opened using wet etching of the passivation oxide layer. A layer of 600-nm-thick aluminum was then deposited by a thermal-coater system. After metal patterning, Al sintering was carried out at 400 ◦C for 30 min.

The channel region [Fig. 1(c)] is divided into one mainchannel region (region I) and two side-channel regions (region II). The channel length and width are represented as L_{ch} and W_{ch} , respectively. The channel width (W_{ch}) is wider than the source/drain width (W_{sd}) , and this can be written as

$$
W_{\rm ch} = W_{\rm mc} + 2W_{\rm sc} = W_{\rm sd} + 2W_{\rm sc} \tag{1}
$$

where $W_{\rm sc}$ is the width of the side-channel region [Fig. 1(c), region II] in the test structure, and W_{mc} is the main-channel width that is equal to the source/drain width (W_{sd}) .

For comparison, the conventional poly-Si TFTs structure, in which the channel width is identical to the source/drain width, is also fabricated. The physical device parameters of the conventional structure are identical to those of the test structure.

III. RESULTS AND DISCUSSION

A. Simulation Results of the Test Structure $(W_{ch} > W_{sd})$ *and the Conventional Structure* $(W_{ch} = W_{sd})$

To simulate the current flows of the test and the conventional structures, the 2-D numerical simulator MEDICI was used [15]. Fig. 2(a) shows the simulated current-flow lines of the conventional structure in the ON-state. The channel length and the channel width of the simulated conventional structure are 10 and 5 μ m, respectively. Based on the simulation results [Fig. 2(a)], the simulated current-flow lines of the conventional structure are uniformly distributed in the channel region [Fig. 1(c), region I] and the source/drain region. However, for the test structures with a wide channel width [Fig. $2(b)$ –(d)], there are additional current-flow paths that differ from those of the conventional sample existing in the side-channel regions [Fig. 1(c), region II] of the test structure in the ON-state. Furthermore, comparing the simulation results of Fig. 2(b) with those of Fig. 2(c), the additional current flow is generated in the side-channel regions (region II), and the distribution width of the current-flow lines in the side-channel regions increases as the channel length increases ($L_{ch} = 3 \mu m$ to $L_{ch} = 10 \mu m$). This finding implies that the current-flow distribution in the side-channel regions depends on the channel length. Comparing the simulation results of Fig. $2(c)$ with those of Fig. $2(d)$, the distribution and the effective distribution width of current-flow

Fig. 2. Current-flow lines simulated by MEDICI in (a) conventional structure with $L_{ch} = 10 \ \mu m$ and $W_{ch} = W_{sd} = 5 \ \mu m$; (b) test structure with $L_{ch} =$ 3 μ m, $\ddot{W}_{\text{sd}} = 5 \mu$ m, and $\ddot{W}_{\text{ch}} = 30 \mu$ m; (c) test structure with $L_{\text{ch}} = 10 \mu$ m, $W_{\rm sd} = 5 \mu$ m, and $W_{\rm ch} = 30 \mu$ m; (d) test structure with $L_{\rm ch} = 10 \mu$ m, $W_{\rm sd} = 10 \ \mu \text{m}$, and $W_{\rm ch} = 30 \ \mu \text{m}$.

lines of $W_{\rm sd} = 10 \ \mu \text{m}$ in region II are almost identical to those of $W_{\rm sd} = 5$ μ m, even when the source/drain width ($W_{\rm sd} =$ 5 μ m to $W_{\rm sd} = 10 \mu$ m) is increased. This finding indicates that an increase in the source/drain width (or main-channel width) does not significantly alter the distribution of current-flow lines in region II.

B. Equivalent Circuit of the Channel Region of the Test Structure $(W_{ch} > W_{sd})$ *in the Linear Region*

This paper uses an equivalent circuit, as shown in Fig. 3, to further elucidate the additional current-flow paths of the test structure in the side-channel regions. In the side-channel regions (Fig. 3), the resistance of path 2 (R_{sc2}) is larger than that of path 1 $(R_{\rm sc1})$ because path 2 is longer than path 1. Consequently, the current flow via path 2 must be less than the current flow via path 1. According to this equivalent circuit,

Fig. 3. Equivalent circuit of the channel region of the test structure ($R_{m,c}$ is the main-channel resistance; $R_{s,c}$ is the side-channel resistance).

the total channel resistance (R_{tot}) of the test structure can be written as

$$
R_{\text{tot}} = \frac{1}{\frac{1}{R_{\text{mc}}} + \frac{2}{R_{\text{sc1}}} + \frac{2}{R_{\text{sc2}}} + \dots} < R_{\text{mc}} \tag{2}
$$

and

$$
R_{\rm mc} = \frac{L_{\rm ch}}{W_{\rm sd}\mu_{\rm eff}C_{\rm ox}(V_{\rm gs} - V_{\rm th})}
$$
(3)

where R_{mc} is the resistance of the main-channel region in the linear region, R_{mc} is the channel resistance of the conventional structure in the linear region [16], and C_{ox} , μ_{eff} , and V_{th} are the gate-dielectric-capacitance per unit area, effect mobility, and threshold voltage, respectively. According to (2), the total channel resistance (R_{tot}) of the test structure is smaller than that of the main-channel region (R_{mc}) . In other words, the R_{tot} of the test structure is smaller than that of the conventional structure. Therefore, in the linear region, the ON-state drain–current of the test structure is higher than that of the conventional structure. As discussed, when the distance of current path is sufficiently long, the resistance of current path would be too large for the current flow. Thus, we suggest that in the linear region, the distribution of most current-flow paths should be restricted within a certain effective width in the side-channel region $(W_{\text{sc,eff}})$, and the ON-state drain–current will become gradually independent of $W_{\rm sc}$ as $W_{\rm sc}$ increases. In other words, the ON-state drain–current of the test structure is saturated at a certain value when $W_{\rm sc}$ is sufficiently large.

C. Electrical Characteristics of the Test Structure (Wch > Wsd) *and the Conventional Structure* $(W_{ch} = W_{sd})$ *in the Linear Region*

Figs. 4–6 present the experimental data for the test structure. In Fig. 4(a), the $I_{ds}-V_{gs}$ transfer characteristics of the test structure with different side-channel widths are compared with those of the conventional sample. The ON-state drain–currents of the test structures are all higher than those of the conventional structure for different side-channel widths. Additionally, the ON-state drain–current of the test structure initially increases as the side-channel width $(W_{\rm sc})$ increases and then becomes

 $10⁻⁴$

Fig. 4. (a) I_{ds} – V_{gs} transfer characteristics; (b) I_{ds} – V_{ds} output characteristics of the test structure with $L_{ch}/W_{sd} = 10 \ \mu \text{m}/5 \ \mu \text{m}$ with different side-channel widths (W_{sc}) compared with the conventional structure.

gradually independent of $W_{\rm sc}$ after reaching a certain $W_{\rm sc}$ value, even when the W_{sd}/L_{ch} ratio of the test structure decreases from 10 μ m/5 μ m to 5 μ m/15 μ m [Fig. 5(a)]. These experimental results are consistent with the observations and suggestions in Section III-B. Figs. 4(b) and 5(b) show the output characteristics of the test structure with different sidechannel widths. The ON-state drain–currents of the test structure are larger than those of the conventional structure in both linear and saturation regions. Additionally, according to the output characteristics [Figs. 4(b) and 5(b)] in the linear region, the channel resistance reduces as $W_{\rm sc}$ increases. Therefore, according to the experimental results (Figs. 4 and 5) and (2), we conclude that the main reason for a high ON-state drain–current of the test structure is low channel resistance.

Fig. 6 shows that the ON-state drain–current distributions of the test structure varied with the side-channel width for different channel lengths and the source/drain widths. There were 20 test TFTs measured for each condition. Based on the experimental results [Fig. 6(a) and (b)], the ON-state drain–current of the test structure initially increases as $W_{\rm sc}$ increases and then

Fig. 5. (a) $I_{\text{ds}}-V_{\text{gs}}$ transfer characteristics; (b) $I_{\text{ds}}-V_{\text{ds}}$ output characteristics of the test structure of $L_{ch}/W_{sd} = 5 \ \mu m/15 \ \mu m$ with different side-channel widths (W_{sc}) compared with the conventional structure.

gradually becomes saturated when W_{sc} exceeds a threshold value. This special side-channel width is called the effective side-channel width $(W_{\text{sc,eff}})$, and most current-flow lines are included within its corresponding effective channel width $(W_{ch,eff})$, as obtained from (1). The effect in which a high ON-state drain–current is obtained when the channel width is larger than that of the source/drain is called the side-channel current effect (SCCE). Moreover, the value of the effective side-channel width $(W_{\text{sc,eff}})$ decreases as the channel length increases, even when the source/drain width increases from 5 to 10 μ m. This experimental finding is consistent with the simulation results (Fig. 2).

To analyze the increased ratio of the ON-state drain–current caused by the SCCE, the average values of the ON-state drain–current gain (A_i) versus the side-channel width are plotted [Fig. 7(a) and (b)]. The ON-state drain–current gain (A_i) is defined as

$$
A_i \equiv \frac{I_{\text{ds},t} - I_{\text{ds},c}}{I_{\text{ds},c}} \tag{4}
$$

Fig. 6. Distributions of the ON-state drain–currents of the test structure with (a) $W_{\rm sd} = 5 \mu m$; (b) $W_{\rm sd} = 10 \mu m$ as a function of the side-channel width $W_{\rm sc}$.

Fig. 7. Average values for the ON-state drain–current gain A_i of the test structure with (a) $W_{\rm sd} = 5 \ \mu \text{m}$ and (b) $W_{\rm sd} = 10 \ \mu \text{m}$ as a function of the side-channel width $W_{\rm sc}$.

where $I_{\text{ds},c}$ is the ON-state drain–current of the conventional structure, $I_{ds,t}$ is the ON-state drain–current of the test structure with different side-channel widths, and $(I_{ds,t} - I_{ds,c})$ is the net value of the ON-state drain–current flow through region II.

Based on the experimental results [Fig. 7(a) and (b)], the average ON-state drain–current gain (A_i) of the test structure increases as the channel length increases. Additionally, for the same channel length (such as $L_{ch} = 15 \mu m$), the effective sidechannel widths ($W_{\text{sc,eff}}$) of $W_{\text{sd}} = 5 \,\mu\text{m}$ and $W_{\text{sd}} = 10 \,\mu\text{m}$ are approximately the same. These experimental results are consistent with the simulation results [Fig. 2(b)–(d)]. In other words, the increase in the source/drain width (or main-channel width) does not significantly increase the distributions of current-flow lines in region II. However, the reduction of the W_{sd} from 10 to 5 μ m increases the average value of A_i . Therefore, we conclude that the effective side-channel width $(W_{\text{sc,eff}})$ is dependent on the channel length (L_{ch}) and independent of the source/drain width (W_{sd}) , and the SCCE is dependent on the side-channel width, the channel length, and the source/drain width.

D. Relationship Among the ON*-State Drain–Current or the* ON*-State Drain–Current Gain and the Channel Length, the Side-Channel Width, and the Source/Drain Width in the Linear Region*

To investigate the relationship among the ON-state drain–current gain (A_i) , the channel length, the side-channel width, and the source/drain width, this paper analyzes the distributions of the ON-state drain–current gain (A_i) against L_{ch} and the L_{ch}/W_{sd} ratio with different channel widths and the side-channel widths (Figs. 8 and 9), respectively. The ON-state current gains A_i is directly proportional to L_{ch} for both $W_{sd} = 5$ and 10 μ m [Fig. 8(a) and (b)]. Moreover, the ON-state current gains A_i is directly proportional to the L_{ch}/W_{sd} ratio for both $W_{sd} = 5$ and 10 μ m [Fig. 9(a) and (b)].

Fig. 8. Distributions of the ON-state drain–current gain A_i of the test structure with (a) $W_{\text{sc}} = 6 \mu \text{m}$ and (b) $W_{\text{sc}} = 14 \mu \text{m}$, as compared with channel length L_{ch} .

Therefore, we conclude that the ON-state current gain is directly proportional to L_{ch} and the L_{ch}/W_{sd} ratio and depends on $W_{\rm sc}$.

According to the experimental results (Figs. 8 and 9), the simple relationship among the ON-state drain–current gain (A_i) , the channel length L_{ch} , and the source/drain width W_{sd} can be written as

$$
A_i \cong B \frac{L_{\text{ch}} + C}{W_{\text{sd}}}
$$
 (5)

where B and C are constants.

In the case of $W_{\text{sc}} \geq W_{\text{sc.eff}}$, B is approximately 0.48 based on the slopes of the auxiliary straight lines [Fig. 9(a) and (b)], and C is roughly -1.55 according to the intercepts of the auxiliary straight lines [Fig. 8(a) and (b)].

By combining (4) and (5), the maximum ON-state drain–current gain $(A_{i,\text{max}})$ caused by the SCCE is obtained

Fig. 9. Distributions of the ON-state drain–current gain A_i of the test structure with (a) $W_{\text{sc}} = 6 \mu \text{m}$; (b) $W_{\text{sc}} = 14 \mu \text{m}$ compared with the ratio of the channel length to the source/drain width $L_{\rm ch}/W_{\rm sd}$.

as follows:

$$
A_{i,\max} \equiv \frac{I_{\text{ds},t,\max} - I_{\text{ds},c}}{I_{\text{ds},c}} \cong 0.48 \left(\frac{L_{\text{ch}} - 1.55}{W_{\text{sd}}}\right). \tag{6}
$$

In the case of $W_{\rm sc} \geq W_{\rm sc. eff}$, if the channel length and the source/drain width are determined, the saturated or maximum ON-state drain–current of the test structure $(I_{ds,t,\text{max}})$ can be written as

$$
I_{\text{ds},t,\text{max}} \cong \left[1 + 0.48 \left(\frac{L_{\text{ch}} - 1.55}{W_{\text{sd}}}\right)\right] I_{\text{ds},c}.\tag{7}
$$

Fig. 10 presents the experimental data and the calculated data. The calculated data roughly agrees with the experimental data for different source/drain widths and different applied drain biases ($V_{ds} = 5$ V or 10 V) (Fig. 10).

Fig. 10. Experimental and calculated maximum ON-state drain current for the test structure with different source/drain widths and different applied drain biases compared with the channel length L_{ch} , in which solid symbols represent the experimental data and empty symbols represent the calculated data obtained from (7).

However, for $L_{ch} = 15 \mu m$ [Figs. 8(a) and 9(a)], the experimental data diverge from the auxiliary straight line because the side-channel width (W_{sc}) of the test structure of L_{ch} = 15 μ m, which is 6 μ m, is smaller than the effective sidechannel width $(W_{\text{sc,eff}})$ of the test structure of $L_{\text{ch}} = 15 \mu \text{m}$, which is approximately 10 μ m (Fig. 7). Therefore, the ON-state drain–current gain (A_i) is limited by the side-channel width $(W_{\rm sc})$, and the experimental data of $L_{\rm ch} = 15 \mu m$ cannot be fitted to the auxiliary straight line. However, for the case of $L_{ch}/W_{sd} = 15 \mu m/5 \mu m$ [Figs. 8(b) and 9(b)], the experimental data are not fitted to the auxiliary straight line, even though $W_{\rm sc}$ (= 14 µm) is larger than $W_{\rm sc,eff}$ (∼10 µm). It has been reported that the channel resistance is directly proportional to the L_{ch}/W_{sd} ratio [16]. A large L_{ch}/W_{sd} ratio indicates substantial channel resistance. Therefore, the main reason that the experimental data of $L_{ch}/W_{sd} = 15 \ \mu \text{m}/5 \ \mu \text{m}$ are not fitted to the auxiliary straight line [Figs. 8(b) and 9(b)] is that a large channel resistance dominates.

Therefore, when the channel width is larger than the source/drain width, the SCCE is generated, and this effect will cause an increase in the ON-state drain–current due to the additional current-flow paths existing in the side-channel regions and low channel resistance. As the side-channel width increases, the ON-state drain–current initially increases and then gradually becomes independent of the side-channel width when the side-channel width is larger than the effective side-channel width, which depends on the channel width and is independent of the source/drain width. This paper also demonstrates that the ON-state drain–current gain (A_i) is directly proportional to the channel length (L_{ch}) and the ratio of the channel length to the source/drain width (L_{ch}/W_{sd}) and dependent on the sidechannel width. Moreover, when the ratio of the channel length to the source/drain width is excessively large, high channel resistance caused by a large ratio of the channel length to the source/drain width will suppress the SCCE and limit the increase in the ON-state drain–current gain.

IV. CONCLUSION

This paper focuses on the ON-state drain–current of a special structure with a wide channel width and a narrow source/drain width in the linear region. In the linear region, the ON-state drain–current of this special structure is larger than that of the conventional structure, in which the channel width is identical to the source/drain width, which is due to the additional current-flow paths and low channel resistance. The ON-state drain–current of this special structure is dependent on the channel length, the source/drain width, and the side-channel width. Moreover, a simple relationship among the ON-state drain–current, the source/drain width, and the channel length is identified. These experimental results will prove helpful to further understand the carrier-transport mechanisms in the ONstate when the channel width is larger than the source/drain width. These experimental results will also prove useful in the development of complete ON-state current modeling.

REFERENCES

- [1] K. P. A. Kumar and J. K. O. Sin, "A simple polysilicon TFT technology for display systems on glass," in *IEDM Tech. Dig.*, 1997.
- [2] M. G. Clark, "Current status and future prospects of poly-Si devices," *Proc. Inst. Electr. Eng.—Circuits Devices Syst.*, vol. 141, no. 1, pp. 3–8, Feb. 1999.
- [3] T. Noguchi, H. Hayashi, and T. Ohshima, "Low temperature polysilicon super-thin-film transistor (LSFT)," *Jpn. J. Appl. Phys.*, vol. 25, no. 2, pp. L121–L123, Feb. 1986.
- [4] M. Miyasaka, T. Komatsu, W. Itoh, A. Yamaguchi, and H. Ohashima, "Effects of channel thickness on poly-crystalline silicon thin film transistor," in *Proc. SSDM*, 1995, pp. 647–650.
- [5] M. Yoshimi, M. Takahashi, T. Wada, K. Kato, S. Kambayashi, M. Kemmochi, and K. Natori, "Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 37, no. 9, pp. 2015–2021, Sep. 1990.
- [6] S. Zhang, C. Zhu, J. K. O. Sin, and P. K. T. Mok, "A novel ultrathin elevated channel low-temperature poly-Si TFT," *IEEE Electron Device Lett.*, vol. 20, no. 11, pp. 569–571, Nov. 1999.
- [7] K. M. Chang, G. M. Lin, C. G. Chen, and M. F. Hsieh, "A novel four-mask" step low-temperature polysilicon thin-film transistors with self-aligned raised source/drain (SARSD)," *IEEE Electron Device Lett.*, vol. 28, no. 1, pp. 39–41, Jan. 2007.
- [8] G.-Y. Yang, S.-H. Hur, and C.-H. Han, "A physical-based analytical turnon model of polysilicon thin-film transistors for circuit simulation," *IEEE Trans. Electron Devices*, vol. 46, no. 1, pp. 165–172, Jan. 1999.
- [9] H.-L. Chen and C.-Y. Wu, "A new $I-V$ model considering the impactionization effect initiated by the DIGBL current for the intrinsic n-Channel poly-Si TFTs," *IEEE Trans. Electron Devices*, vol. 46, no. 4, pp. 722–728, Apr. 1999.
- [10] H. N. Chern, C. L. Lee, and T. F. Lei, "An analytical model for the abovethreshold characteristics of polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 42, no. 7, pp. 1240–1246, Jul. 1995.
- [11] F. V. Farmakis, J. Brini, G. Kamarions, C. T. Angelis, C. A. Dimitriadis, and M. Miyasaka, "On-current modeling of large-grain polycrystalline silicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 48, no. 4, pp. 701–706, Apr. 2001.
- [12] T. Takeshita, T. Unagami, and O. Kogure, "Study on narrow stripe polycrystalline silicon thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 27, no. 10, pp. 1937–1941, Oct. 1988.
- [13] T. Unagami and O. Kogure, "Large ON/OFF current ratio and low leakage current poly-Si TFT's with multichannel structure," *IEEE Trans. Electron Devices*, vol. 35, no. 4, pp. 1986–1989, Apr. 1988.
- [14] N. Yamauchi, J.-J. J. Hajjar, R. Reif, K. Nakazawa, and K. Tanaka, "Characteristics of narrow-channel polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 38, no. 8, pp. 1967–1968, Aug. 1991.
- [15] *MEDICI User's Manual*, Avant! Corp., Fremont, CA, Jul. 1998, pp. 3-195–3-197. Version 4.1.
- [16] S. Luan and G. W. Neudeck, "An experiment study of the source/drain parasitic resistance effects in amorphous silicon thin film transistors," *J. Appl. Phys.*, vol. 72, no. 2, pp. 766–772, Jul. 1992.

Kow-Ming Chang (M'00) received the B.S. degree (with Great Distinction) in chemical engineering from the National Central University, Chung-Li, Taiwan, R.O.C., in 1977, and the M.S. and Ph.D. degrees in chemical engineering from the University of Florida, Gainesville, in 1981 and 1985, respectively. His doctoral research was concerned with the processing technologies of compound semiconductors.

Since 1985, he has been with the Department of Electronics Engineering and the Semiconduc-

tor Research Center, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., where he is currently a Professor. From 1989 to 1990, he was a Visiting Professor in the Electrical Engineering Department, University of California, Los Angeles, working on the system design of electron cyclotron resonance chemical vapor deposition (ECR-CVD) for developing the low-temperature processing technology. He was in charge of a 500-keV ion implanter, selective-tungsten low-pressure CVD system, and two ultrahighvacuum-ECR-CVD systems installed in the National Nano Device Laboratory, National Chiao Tung University. He has served as a Reviewer of international journals such as the *Journal of the Electrochemical Society* and has published over 200 articles. His current research interests are the physics, technologies, and modeling of heterojunction and optoelectronic devices, ultra large-scale integration key technologies, nano-CMOS, thin-film transistor, and microelectromechanical-system devices and technologies.

Dr. Chang has served as a Reviewer of the IEEE ELECTRON DEVICE LETTERS. He is a member of Phi Tau Phi, AIChE, and the Electrochemical Society.

Gin-Ming Lin was born in I-Lan, Taiwan, R.O.C., in 1976. He received the B.S. degree from the Department of Physics, National Chung-Hsing University, Taichung, Taiwan, R.O.C., in 1995 and the M.S. degree from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., in 2001, where he is currently working toward the Ph.D. degree.

His current research interest is the fabrication of the novel low-temperature polysilicon thin-filmtransistors structure.