

US008791444B2

(12) United States Patent Chin et al.

(54) RESISTIVE RANDOM ACCESS MEMORY (RRAM) USING STACKED DIELECTRICS AND METHOD FOR MANUFACTURING THE

(75) Inventors: Albert Chin, Hsinchu (TW); Chun-Hu

Cheng, Hsinchu (TW)

(73) Assignee: National Chiao Tung University,

Hsinchu (TW)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 1 day.

(21) Appl. No.: 13/304,085

(22) Filed: Nov. 23, 2011

(65) **Prior Publication Data**

US 2013/0126818 A1 May 23, 2013

(51) **Int. Cl. H01L 47/00**

(2006.01)

(52) U.S. Cl.

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

2002/0000593	A1*	1/2002	Nishiyama et al	257/296
2007/0215977	A1*	9/2007	Lee et al	257/536

(10) Patent No.: US 8,791,444 B2 (45) Date of Patent: Jul. 29, 2014

2008/0090337 A1*	4/2008	Williams 438/133
2009/0302365 A1*	12/2009	Bhattacharyya 257/298
2010/0308298 A1*	12/2010	Ninomiya et al 257/5

OTHER PUBLICATIONS

Cheng, et al., "High Performance Ultra-Low Energy RRAM with Good Retention and Endurance", (IEDM) Tech. Dig. (IEEE), (Dec. 2010) pp. 448-451, San Francisco, CA.

Cheng, et al., "Long Endurance Nano-Crystal TiO2 Resistive Memory Using TaON Buffer Layer", IEEE Electron Device Lett., (2011) (accepted).


* cited by examiner

Primary Examiner — Selim Ahmed (74) Attorney, Agent, or Firm — Muncy, Geissler, Olds & Lowe, P.C.

(57) ABSTRACT

Resistive random access memory (RRAM) using stacked dielectrics and a method for manufacturing the same are disclosed, where a setting power of only 4 μ W, an ultra-low reset power of 2 nW, good switching uniformity and excellent cycling endurance up to 5×10^9 cycles were achieved simultaneously. Such record high performances were reached in a Ni/GeO_x/nano-crystal-TiO₂/TaON/TaN RRAM device, where the excellent endurance is 4~6 orders of magnitude larger than existing Flash memory. The very long endurance and low switching energy RRAM is not only satisfactory for portable SSD in a computer, but may also create new applications such as being used for a Data Center to replace high power consumption hard discs.

5 Claims, 5 Drawing Sheets






Fig. 1(a)




Fig. 1(b)




Fig. 2(a)




Fig. 2(b)




Fig. 2(c)





Fig. 3(a)






Fig. 4(a)




Fig. 4(b)

1

RESISTIVE RANDOM ACCESS MEMORY (RRAM) USING STACKED DIELECTRICS AND METHOD FOR MANUFACTURING THE SAME

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a resistive random access memory (RRAM) and method for manufacturing the same and, in particular, to a PRAM with a metal-insulator-metal (MIM) structure, using stacked dielectrics of semiconductor-oxide/nano-crystal (nc) metal-oxide/metal-oxynitride, and different work-function top and bottom electrodes. The RRAM device is implemented in stacked dielectrics of GeO_x/nc-TiO₂/TaON with low cost top (Ni) and bottom (TaN) electrodes. This RRAM device has special merits of ultra-low sub-100 fJ switching energy, tight distributions of set/reset currents and extremely long endurance of 5×10⁹ cycles 20 simultaneously.

2. Description of the Prior Art

According to International Technology Roadmap for Semiconductors (ITRS) at www.itrs.net, Flash Non-Volatile Memory (NVM) will continue to scale down into sub-20 nm, 25 by replacing the current poly-Si Floating-Gate (FG) with SiN Charge Trapping (CT) structure. However, the degraded endurance from 10⁵ to 10⁴ program/erase cycles is a fundamental physics limitation due to the smaller amount of charges stored in the sub-20 nm cell size. Such degraded 30 endurance is unsuitable for high-end products such as solidstate drive (SSD), and therefore new NVM devices should be developed. To address this issue, non-charge-based resistive random access memory (RRAM) has attracted much attention, and the simple cross-point structure is more suitable for embedded NVM applications and low-cost three-dimensional (3D) integration. However, high set/reset currents, high forming power, wide set/reset margin and poor endurance are difficult challenges for RRAM.

SUMMARY OF THE INVENTION

The present invention reveals a novel high endurance and ultra-low switching power RRAM device, with a setting 45 power of only 4 µW, an ultra-low reset power of 2 nW, a large resistance window>50×, good switching uniformity, and excellent cycling endurance up to 5×10° cycles, all achieved simultaneously. Such record high performances were reached in a Ni/GeO_x/nc-TiO₂/TaON/TaN RRAM device, where the excellent endurance is 4~6 orders of magnitude larger than existing Flash memory. The low switching energy and very long endurance RRAM is not only satisfactory for portable SSD in a computer, but may also create new applications such as being used for a Data Center to replace high power consumption hard discs.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 (a) is a schematic illustration of the RRAM and FIG. 60 1 (b) illustrates a measured swept I-V curve of Ni/GeO_x/nc-TiO₂/TaON/TaN RRAM devices;

FIG. 2 (a) illustrates swept I-V curves, FIG. 2 (b) illustrates resistive switching behaviors under 60 ms set/reset stress cycles, and FIG. 2(c) are cross-sectional TEM images of 65 Ni/GeO_x/TiO₂/TaON/TaN RRAM with nc-TiO₂ or control amorphous-TiO₂ layer;

2

FIG. **3** (*a*) illustrates current distributions and FIG. **3** (*b*) illustrates disturbance characteristics of Ni/GeO_x/nc-TiO₂/TaON/TaN RRAM;

FIG. **4** (*a*) illustrates an extracted voltage waveform of a fixed 1 Mega-ohm resistor connected to the RRAM device at a fast speed of 10 ns; and FIG. **4** (*b*) illustrates set/reset endurance characteristics at a 10 ns or 100 ns switching pulse of Ni/GeO./nc-TiO₂/TaON/TaN RRAM.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The RRAM devices were integrated into VLSI backend for embedded memory application. First, a 200-nm-thick backend SiO₂ layer was formed on the Si substrates. The 100 nm TaN layer was deposited by sputtering. After patterning the bottom TaN electrode, the 24-nm-thick TaON film was deposited and followed by oxygen annealing. Then the 26-nm-thick TiO₂ film was deposited on TaGN/TaN, where the crystallinity of TiO₂ was measured by transmission electron microscopy (TEM) using fast Fourier transition (FFT) technique. An amorphous-TiO₂ control sample was also fabricated for performance comparison. After that, a 6-nm-thick GeO_x layer was covered to form the stacked dielectrics of GeO_x/TiO₂/TaON. Finally, a 50-nm-thick Ni layer was deposited and patterned to form the top electrode by a metal mask

FIG. 1(a) is a schematic illustration of the Ni/GeO./nc-TiO₂/TaON/TaN RRAM. FIG. **1**(*b*) is a measured swept I-V curve of Ni/GeO₂/nc-TiO₂/TaON/TaN RRAM devices. Good resistive switching characteristics were measured, where a large resistance window of >100X at 0.5 V was obtained. In addition to the free-forming and self-compliant operation, the RRAM of the present invention can be set to a low resistance state (LRS) at an ultra-low power of $4 \mu W$ (1 μA at 4 V) and reset to a high resistance state (HRS) at a very low power of only 2 nW (-0.4 nA at -5 V). The nc-TiO₂ (nano-crystal TiO₂) plays an important role to reach low switching power in 40 RRAM. FIGS. 2(a), 2(b) and 2(c) show swept I-V curves, resistive switching behaviors under 60 ms set/reset stress cycles, and cross-sectional TEM images of Ni/GeO_x/TiO₂/ TaON/TaN RRAM, respectively, where different nc-TiO₂ or amorphous-TiO₂ in RRAM devices were used for comparison. Although a similar I-V switching behavior can be observed, the control device with amorphous-TiO2 needs larger set and reset voltages of 6 V and -8 V, respectively. Besides, significantly higher switching currents for set (18 μ A) and reset (1.2 μ A) were found in the RRAM device with amorphous-TiO₂ than those with nc-TiO₂. The distributions of resistance states are an important concern for RRAM. FIG. 3(a) shows the current distributions of Ni/GeO₂/nc-TiO₂/ TaON/TaN RRAM, where very tight current distributions for both LRS and HRS were reached. The excellent switching uniformity (both cycle-to-cycle and device-to-device) is linked to the low power operation with low set/reset currents and self-compliance, which is significantly better than a conventional RRAM using metallic filament conduction. The switching speed is a key factor for RRAM. To address the issue of whether low switching power may cause read disturbances in RRAM, the RRAM devices were subjected to constant voltage stress (CVS) at a different read bias for 1000 sec. As shown in FIG. 3(b) (disturbance characteristics of Ni/GeO_x/nc-TiO₂/TaON/TaN RRAM), stable LRS and HRS values can be maintained at a 0.5 V read voltage for 1000 sec, which is equivalent to 10^{10} reading cycles at a 100 ns pulse. The negligible read disturbance for LRS is because the read

3

voltage is 8 times lower than the set voltage, while the voltage polarity for reset is different from the read voltage.

FIG. 4(a) shows the switching response of an input voltage applied on a fixed 1 M-ohm external resistor connected to the RRAM. Fast switching response is measured at the applied 5 over-stressed set pulse of 10 ns, where the distorted output waveform is due to parasitic capacitance and bonding wire. Such fast switching capability is only measured in Ni/GeO_x/ TiO₂/TaON/TaN RRAM with nc-TiO₂ but not amorphous-TiO₂ devices. Endurance is also a severe limiting factor for 10 conventional metallic filament RRAM. FIG. 4(b) shows the measured endurance characteristics under an over-stressed set pulse of 7.2 V and reset pulse of -6 V for 10 and 100 ns. Stable switching with a nearly constant HRS/LRS ratio is obtained for extremely long 5×10^9 set/reset cycles, with ultralow sub-100 or sub-10 fJ switching energy. Such excellent endurance is ascribed to the fast switching speed, low switching power, easy hopping via grain boundaries, and higher-κ nc-TiO₂ (κ .>40) to lower stress electrical field. FIG. 4(c) shows the measured cycling characteristics as a function of 20 over-stressed voltage with a longer 60-ms pulse. The measured 5×10^4 cycles guarantees more than 10^{10} cycles using a faster 100 ns pulse, which is consistent with measured data in FIG. 4(b).

According the experiment data above, the Ni/GeO $_x$ /nc-25 TiO $_z$ /TaON/TaN RRAM device of the present invention has only a 4 μ W setting power, an ultra-low reset power of 2 nW, a large resistance window of >50X, good switching uniformity, and an excellent cycling endurance up to 5×10^9 cycles. The excellent endurance is 4~6 orders of magnitude larger 30 than existing Flash memory. The very long endurance and ultra-low switching energy RRAM is not only sufficient for portable SSD in a computer, but may also create new applications such as being used for a Data Center to replace high power consumption hard discs.

The preferred embodiment mentioned above is only for illustrative purposes, and any RRAM which is formed by Metal-Insulator-Metal (MIM) structure or based on the Metal-Insulator-Semiconductor (MIS) structure, should be regarded as the same as the embodiment disclosed. Also, the 40 dielectric materials can be selected from the semiconductor oxide of GeO₂, SiO₂, metal-oxide of SnO₂, Al₂O₃, HfO₂, ZrO₂, TiO₂, CeO₂, NiO, Ta₂O₅, ZnO, WO, CuO₂, SrTiO₃, and related oxynitride thereof. The material of the electrodes can be selected from metal, metal-nitride, or conductive 45 metal-oxide of Ta, TaN, Ti, TiN, W, WN, MoN, Al, Ni, Ir, Pt, Ru, Ag, Cu, Au, and ITO (Indium Tin Oxide). The nanocrystal (nc) metal oxide or metal-oxynitride such as TiO₂,

4

 ${
m TiON, Ta_2O_5, TaON, etc}$ can be formed by any one of furnace annealing, RTA, laser annealing, and in-situ annealing in PVD/CVD systems.

What is claimed is:

- 1. A resistive random access memory (RRAM) using stacked dielectrics, wherein the RRAM is formed by the stacked dielectrics composed of semiconductor-oxide, nanocrystal (nc) metal-oxide, and metal-oxynitride, wherein the nc metal-oxide is stacked between the semiconductor-oxide and the metal-oxynitride.
 - wherein at least the nc metal-oxide is formed of a different material than the semiconductor-oxide, and
 - wherein the nc metal oxide is formed of TiO₂, the semiconductor-oxide is formed of GeO_x, and the metal-oxynitride is formed of TaON.
- 2. The resistive random access memory (RRAM) using stacked dielectrics as claimed in claim 1, wherein the RRAM further includes top and bottom electrodes having different work functions.
- 3. The RRAM using stacked dielectrics as claimed in claim 2, wherein the material of the electrodes is selected from metal, metal-nitride, and conductive metal-oxide of Ta, TaN, Ti, TiN, W, WN, MoN, Al, Ni, Ir, Pt, Ru, Ag, Cu, Au, and Indium Tin Oxide (ITO).
- 4. A RRAM using stacked dielectrics, wherein the stacked dielectrics is formed by Metal-Insulator-Metal (MIM) structure or based on the Metal-Insulator-Semiconductor (MIS) structure, and composed of nano-crystal (nc) metal-oxynitride, stacked between semiconductor-oxide and metal-oxynitride, and the stacked between semiconductor-oxide and metal-oxynitride.

wherein at least the nc metal-oxide is formed of a different material than the semiconductor-oxide, and

- wherein the nc metal oxide is formed of TiO₂, the semiconductor-oxide is formed of GeO_x, and the metal-oxynitride is formed of TaON.
- 5. A method for manufacturing RRAM with stacked dielectrics, wherein nano-crystal (nc) metal oxide which is selected from TiO₂, Ta₂O₅, HfO₂, ZrO₂, ZnO, and SrTiO₃ is formed by at least one of furnace annealing, RTA, laser annealing, and in-situ annealing in PVD/CVD systems, and wherein the RRAM is formed so that the nc metal oxide is stacked between semiconductor-oxide and metal-oxynitride, wherein at least the nc metal oxide is formed of a different material than the semiconductor-oxide, and
 - wherein the nc metal oxide is formed of TiO_2 , the semiconductor-oxide is formed of GeO_x , and the metal-oxynitride is formed of TaON.

* * * * *