



(19) **United States**

(12) **Patent Application Publication**  
**Chin et al.**

(10) **Pub. No.: US 2014/0349472 A1**  
(43) **Pub. Date: Nov. 27, 2014**

(54) **FLASH MEMORY**

(71) Applicant: **National Chiao Tung University,**  
Hsinchu (TW)

(72) Inventors: **Albert Chin,** Hsinchu City (TW);  
**Chun-Yang Tsai,** Hsinchu City (TW)

(21) Appl. No.: **14/455,271**

(22) Filed: **Aug. 8, 2014**

**Related U.S. Application Data**

(62) Division of application No. 13/308,959, filed on Dec. 1, 2011, now Pat. No. 8,836,009.

**Publication Classification**

(51) **Int. Cl.**  
**H01L 29/51** (2006.01)  
**H01L 29/49** (2006.01)

(52) **U.S. Cl.**


CPC ..... **H01L 29/513** (2013.01); **H01L 29/4966**  
(2013.01); **H01L 29/518** (2013.01)


USPC ..... **438/591**

(57) **ABSTRACT**


A MONOS Charge-Trapping flash (CTF), with record thinnest 3.6 nm ENT trapping layer, has a large 3.1 V 10-year extrapolated retention window at 125° C. and excellent 10<sup>6</sup> endurance at a fast 100 μs and ±16 V program/erase. This is achieved using As<sup>+</sup>-implanted higher κ trapping layer with deep 5.1 eV work-function of As. In contrast, the un-implanted device only has a small 10-year retention window of 1.9 V at 125° C. A MoN—[SiO<sub>2</sub>—LaAlO<sub>3</sub>]—[Ge—HfON]—[LaAlO<sub>3</sub>—SiO<sub>2</sub>]—Si CTF device is also provided with record-thinnest 2.5-nm Equivalent-Si<sub>3</sub>N<sub>4</sub>-Thickness (ENT) trapping layer, large 4.4 V initial memory window, 3.2 V 10-year extrapolated retention window at 125° C., and 3.6 V endurance window at 10<sup>6</sup> cycles, under very fast 100 μs and low ±16 V program/erase. These were achieved using Ge reaction with HfON trapping layer for better charge-trapping and retention.

10






(a)



(b)



(c)

FIG.1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12






FIG. 13



20



(a)



(b)

FIG. 14





FIG. 15





FIG. 16

## FLASH MEMORY

## BACKGROUND OF THE INVENTION

**[0001]** 1. Field of the Invention

**[0002]** This invention relates to flash memories, and, more particularly, to a flash memory having a charge-trapping layer formed by implanting arsenic into ZrON.

**[0003]** 2. Description of Related Art

**[0004]** According to International Technology Roadmap for Semiconductors (ITRS), the degraded endurance and retention are the toughest challenges to further down-scaling the Charge-Trapping Flash (CTF), due to the fewer electrons stored in highly scaled device. On the other hand, scaling down the  $\text{Si}_3\text{N}_4$  charge-trapping layer to 3-4 nm is needed in ITRS for continuous device scaling, but no proposed solution up to now. However, this worsens the retention and endurance due to the poorer trapping capability at thinner  $\text{Si}_3\text{N}_4$ , where nearly no charge trapping was found in 2 nm  $\text{Si}_3\text{N}_4$ . Although the retention is improved by using a thicker tunnel oxide, this yields reduced erase speed. Such retention and erase-speed trade-off is a basic limitation of CTF.

**[0005]** Previously we addressed this limitation with a deep trapping energy  $E_{vac}-E_C$  Al(Ga)N or HfON in a metal-oxide-nitride-oxide-Si (MONOS) device. The better retention of high- $\kappa$  Al(Ga)N MONOS CTF was also listed in ITRS. One drawback of desired higher  $\kappa$  HfON is the lower trapping efficiency; thus, the double trapping HfON— $\text{Si}_3\text{N}_4$  CTF was used. Yet the scaling equivalent- $\text{Si}_3\text{N}_4$ -thickness (ENT) is still limited to 7 nm.

## SUMMARY OF THE INVENTION

**[0006]** In view of the above-mentioned problems of the prior art, it is a primary objective of the present invention to provide flash memory that has a charge-trapping layer formed by implanting arsenic into ZrON.

**[0007]** In an embodiment of the present invention, the flash memory includes: a substrate; a first  $\text{SiO}_2$  layer formed on the substrate; a first high- $\kappa$  layer formed on the first  $\text{SiO}_2$  layer; a metal-implanted oxynitride layer formed on the first high- $\kappa$  layer; a second high- $\kappa$  layer formed on the metal-implanted oxynitride layer; a second  $\text{SiO}_2$  layer formed on the second high- $\kappa$  layer; and a gate layer formed on the second  $\text{SiO}_2$  layer.

**[0008]** In another embodiment of the present invention, the flash memory includes: a Si substrate; a first  $\text{SiO}_2$  layer formed on the Si substrate; a first high- $\kappa$  layer formed on the first  $\text{SiO}_2$  layer; a first HfON layer formed on the first high- $\kappa$  layer; a first Ge/oxynitride layer formed on the oxynitride layer; a second high- $\kappa$  layer formed on the Ge/oxynitride layer; a second  $\text{SiO}_2$  layer formed on the second high- $\kappa$  layer; and a gate layer formed on the second  $\text{SiO}_2$  layer.

**[0009]** The present invention further provides a method of fabricating a flash memory, including: providing a substrate; forming a first  $\text{SiO}_2$  layer on the substrate; forming a first high- $\kappa$  layer on the first  $\text{SiO}_2$  layer; forming a metal-implanted oxynitride layer on the first high- $\kappa$  layer; forming a second high- $\kappa$  layer on the metal-implanted oxynitride layer; forming a second  $\text{SiO}_2$  layer on the second high- $\kappa$  layer; and forming a TaN layer on the second  $\text{SiO}_2$  layer.

**[0010]** In an embodiment, the As-implanted ZrON is formed by implanting ZrON with As at 60°-tilted angle, 3 KeV and  $5 \times 10^{15} \text{ cm}^{-2}$  dose, and followed by 950° C. RTA.

## BRIEF DESCRIPTION OF DRAWINGS

**[0011]** The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:

**[0012]** FIGS. 1(a) to (c) are schematic band diagrams of a traditional MONOS CTF, a double  $\text{Si}_3\text{N}_4$ -HfON trapping CTF, and a  $\text{As}^+$ -implanted ZrON CTF, respectively;

**[0013]** FIG. 2 shows  $J_g$ - $V_g$  curves of ZrON MONOS non-volatile memory (NVM) devices with and without  $\text{As}^+$ -implant;

**[0014]** FIG. 3 shows C-V hysteresis of ZrON MONOS NVM devices with and without  $\text{As}^+$ -implant;

**[0015]** FIG. 4 shows program characteristics of control ZrON MONOS NVM devices for different voltages and times;

**[0016]** FIG. 5 shows erase characteristics of control ZrON MONOS NVM devices for different voltages and times;

**[0017]** FIG. 6 shows program characteristics of  $\text{As}^+$ -implanted ZrON MONOS NVM devices for different voltages and times;

**[0018]** FIG. 7 shows erase characteristics of  $\text{As}^+$ -implanted ZrON MONOS NVM devices for different voltages and times;

**[0019]** FIG. 8 is a schematic structure of an  $\text{As}^+$ -implanted ZrON/LaAlO<sub>3</sub>/SiO<sub>2</sub>/Si of an embodiment according to the present invention;

**[0020]** FIG. 9 shows XRD of control and  $\text{As}^+$ -implanted ZrON/LaAlO<sub>3</sub>/SiO<sub>2</sub>/Si structure after 950° C. RTA;

**[0021]** FIG. 10 shows SIMS of the  $\text{As}^+$ -implanted ZrON/LaAlO<sub>3</sub>/SiO<sub>2</sub>/Si structure after 950° C. RTA;

**[0022]** FIG. 11 shows retention characteristics of control un-implanted ZrON MONOS NVM devices at 25-125° C.;

**[0023]** FIG. 12 shows retention characteristics of  $\text{As}^+$ -implanted ZrON MONOS NVM devices at 25-125° C.;

**[0024]** FIG. 13 shows endurance characteristics of  $\text{As}^+$ -implanted ZrON MONOS NVM devices;

**[0025]** FIGS. 14(a) and (b) are a schematic structure and schematic energy band diagram of a Ge/HfON CTF memory of an embodiment according to the present invention, respectively;

**[0026]** FIGS. 15(a) and (b) show program and erase characteristics of HfON CTF memory with and without Ge for different voltages and times; and

**[0027]** FIGS. 16(a) and (b) show retention characteristics of a flash memory and cycling characteristics of HfON CTF memory with and without Ge.

## DETAILED DESCRIPTION OF THE INVENTION

**[0028]** The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparently understood by those in the art after reading the disclosure of this specification. The present invention can also be performed or applied by other different embodiments. The details of the specification may be on the basis of different points and applications, and numerous modifications and variations can be devised without departing from the spirit of the present invention.

**[0029]** High performance MONOS CTF with highly scaled 3.6 nm ENT is reached and meets ITRS scaling target for the first time. At 125° C. and  $\pm 16$  V program/erase (P/E), the device has fast 100  $\mu\text{s}$  speed and large extrapolated 10-year

retention of 3.1 V. The excellent results were reached using metallic Arsenic (As) implant into higher  $\kappa$  ZrON ( $\kappa=35$ ) as trapping layer. In contrast, small 10-year retention window of 1.9 V is found in control ZrON CTF. The improved memory window is due to the better electron trapping capability of As<sup>+</sup>-implanted ZrON. The excellent 10<sup>6</sup> cycles and good 125° C. retention may be ascribed to the deep  $E_{vac}-E_C$  ZrON and 5.1 eV work-function ( $\Phi_m$ ) of metallic As, to minimize the Schottky emission and tunnel leakage. The excellent 10<sup>6</sup> cycles are vitally important to allow further endurance improvement in highly scaled CTF device with fewer electrons. These results compare well with other reported data listed in Table 1, with the smallest 3.6 nm ENT, fast 100  $\mu$ s speed, large memory window, good retention at 125° C. and the best 10<sup>6</sup> endurance.

TABLE 1

	P/E conditions for retention & cycling	Initial $\Delta V_{th}$ (V)	$\Delta V_{th}$ (V) for		$\Delta V_{th}$ (V) @ Cycles
			10-year retention @ 85° C.	10-year retention @ 125° C.	
This work (As <sup>+</sup> -implanted)	16 V 100 $\mu$ s/-16 V 100 $\mu$ s	4.9	3.4	3.1	4.3 @ 10 <sup>6</sup>
This work (control un-implanted)	16 V 100 $\mu$ s/-16 V 100 $\mu$ s	2.9	2.1	1.9	—
TANOS	13.5 V 100 $\mu$ s/-13 V	4.4	2.07	—	4 @ 10 <sup>5</sup>
SiO <sub>2</sub> /Si <sub>3</sub> N <sub>4</sub> /Al <sub>2</sub> O <sub>3</sub> /TaN	10 ms				
Tri-gate	11.5 V 3 ms/-11.5 V	1.2	1.1 (@ 25° C.)	—	1.5 @ 10 <sup>4</sup>
SiO <sub>2</sub> /Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub>	100 ms				
FinFET	13 V 10 $\mu$ s/-12 V	4.5	2.4	—	3.5 @ 10 <sup>4</sup>
SiO <sub>2</sub> /Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub>	1 ms				
SiO <sub>2</sub> /AlGaIn/AlLaO <sub>3</sub>	11 V 100 $\mu$ s/-11 V 100 $\mu$ s	3.0	1.6	—	2.3 @ 10 <sup>5</sup>

**[0030]** The TaN-[SiO<sub>2</sub>-LaAlO<sub>3</sub>]-ZrON-[LaAlO<sub>3</sub>-SiO<sub>2</sub>]-Si CTF device has 2.5 nm thermal SiO<sub>2</sub>, 2.5 nm LaAlO<sub>3</sub>, 18 nm ZrON<sub>0.2</sub>, 8 nm LaAlO<sub>3</sub>, 6 nm LPCVD SiO<sub>2</sub>, and 200 nm TaN. The LaAlO<sub>3</sub>, ZrON<sub>0.2</sub>, and TaN were deposited by physical vapor deposition (PVD). To improve the trapping capability, the ZrON was implanted by As at 60°-tilted angle, 3 KeV and  $5 \times 10^{15}$  cm<sup>-2</sup> dose, followed by 950° C. RTA to reduce the ion-implanted damage. After gate definition, self-aligned As implant is applied and RTA is used to activate the dopants. The LaAlO<sub>3</sub> was from binary Al<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>, used for  $V_t$  tuning in 32 nm gate-first high- $\kappa$  p- and n-MOSFETs, respectively. For comparison, control CTF device was also fabricated without the As<sup>+</sup>-implant into ZrON.

#### A. P/E Characteristics:

**[0031]** FIG. 1 shows the traditional, double trapping Si<sub>3</sub>N<sub>4</sub>-HfON, and As<sup>+</sup>-implanted ZrON MONOS CTF devices. The As<sup>+</sup>-implanted ZrON has higher  $\kappa$  than HfON and deep  $\Phi_m$  of As for trapping. FIG. 2 shows the gate current ( $J_g$ ) of CTF. Close  $J_g$  of As<sup>+</sup>-implanted device with control is reached. Larger C-V hysteresis of 8.1 V was obtained in As<sup>+</sup>-implanted CTF than control device under  $\pm 16$  V sweep (FIG. 3). FIGS. 4 and 5 show the program and erase data in control devices. A small  $\Delta V_{th}$  memory window of 2.9 V was measured at 100  $\mu$ s at  $\pm 16$  V P/E that is typical for metal-oxide-nitride trapping MONOS with low trapping efficiency. The  $\Delta V_{th}$  is significantly larger for As<sup>+</sup>-implanted CTF devices shown in FIGS. 6 and 7, with a large  $\Delta V_{th}$  window of 4.9 V at  $\pm 16$  V 100  $\mu$ s P/E. This indicates the better trapping efficiency in As<sup>+</sup>-im-

planted ZrON that may be due to metallic As atoms and implant-created defects. Since a 950° C. RTA is applied to lower the implanted defects, the As atoms may play a major role for better trapping. The fast 100  $\mu$ s P/E speed is due to the existing  $\Delta E_C$  and  $\Delta E_V$  in LaAlO<sub>3</sub>/SiO<sub>2</sub> for easier tunneling, where the larger physical thickness improves the retention with only 3 nm EOT in tunnel oxide.

#### B. Characterization of As<sup>+</sup>-implanted ZrON:

**[0032]** The As<sup>+</sup>-implanted ZrON has a schematic structure shown in FIG. 8, which was analyzed by XRD and SIMS shown in FIGS. 9 and 10. As shown in FIG. 8, a flash memory 10 of an embodiment according to the present invention comprises a substrate 102, a SiO<sub>2</sub> layer 104 formed on the substrate 102, a LaAlO<sub>3</sub> layer 106 formed on the SiO<sub>2</sub> layer 104, an As-implanted ZrON layer 108 formed on the LaAlO<sub>3</sub> layer

106, another LaAlO<sub>3</sub> layer 110 formed on the As-implanted ZrON layer 108, another SiO<sub>2</sub> layer 112 formed on the another LaAlO<sub>3</sub> layer 110, and a TaN layer 114 formed on the another SiO<sub>2</sub> layer 112. In an embodiment, the SiO<sub>2</sub> layer 104 is 2.5 nm thick; the LaAlO<sub>3</sub> layer 106 is 2.5 nm thick; the As-implanted ZrON layer 108 is 18 nm thick; the another LaAlO<sub>3</sub> layer 110 is 8 nm thick; the another SiO<sub>2</sub> layer 112 is 6 nm thick; and the TaN layer 114 is 200 nm thick. The ZrON poly-grains are found in X-TEM that gives the higher  $\kappa$  value and smaller ENT. The XRD shows weak As peaks with the same angle of clustered As-dots in As-rich GaAs, which suggests the forming small As metal dots in ZrON although beyond our TEM resolution. Such metallic As with deep 5.1 eV  $\Phi_m$  inside ZrON traps may also reduce the Schottky emission and tunnel leakage, in addition to the large  $E_{vac}-E_C$  of ZrON. From SIMS, the As concentration at 60° 3-keV implant reduces rapidly with thickness and mainly within ZrON that explains the close  $J_g$  with control device in FIG. 2.

#### C. Retention & Endurance:

**[0033]** FIGS. 11 and 12 show the retention data of As<sup>+</sup>-implanted and control ZrON CTF devices at 25, 85 and 125° C. A large 10-year extrapolated window of 3.1 V is measured at 125° C. in As<sup>+</sup>-implanted devices at 100  $\mu$ s and  $\pm 16$  V P/E. This is significantly better than the 1.9 V 10-year window in control devices. Such large 10-year retention data allows multi-level cells (MLC) storage even at 125° C. The good retention is due to the extra  $\Delta E_C$  confinement energy in LaAlO<sub>3</sub>/ZrON/LaAlO<sub>3</sub> and also deep  $\Phi_m$  of metallic As shown in FIG. 1(c), while fast 100  $\mu$ s erase is also reached

from the lowered hole energy barrier  $\Delta E_V$  in LaAlO<sub>3</sub>/SiO<sub>2</sub> tunnel oxide. The fast P/E speed and lowered hole tunnel barrier  $\Delta E_V$  lead to excellent endurance: as shown in FIG. 13, a still large 4.3 V window is obtained even at 10<sup>6</sup> P/E cycles. Such excellent cycling data are vitally important and allow further improving the endurance in highly scaled CTF device with fewer stored electrons. Table 1 compares various MONOS CTF devices. The novel device compares well with other devices, with the record thinnest 3.6 nm ENT trapping layer, large memory window, good 125° C. retention, fast 100  $\mu$ s P/E speed, and the highest 10<sup>6</sup> endurance.

**[0034]** Using low energy As<sup>+</sup>-implant into higher  $\kappa$  ZrON trapping layer, this novel CTF device shows excellent device performance of highly scaled 3.6 nm ENT, large 10-year extrapolated retention window of 3.1 V at 125° C. and 1 million times endurance, at a fast 100  $\mu$ s and low  $\pm 16$  V P/E.

**[0035]** Among various types of NVM, the flash memory has irreplaceable merits of the lowest switching energy and excellent device distribution that are vital for high-density sub-Tb memory arrays. To continue downscale into sub-20-nm, the MONOS CTF devices are proposed to replace the poly-Si floating-gate (FG) flash memory according to ITRS. This is due to the discrete charge-trapping property, simple planar structure, and small cell-cell disturbance that are needed for three-dimensional (3D) flash memory.

**[0036]** One challenge for CTF is the small confinement energy between Si<sub>3</sub>N<sub>4</sub> trapping layer and SiO<sub>2</sub> barrier that degrades the high temperature retention. To address this issue, deep E<sub>C</sub> high- $\kappa$  AlGaIn and HfON were used to replace the Si<sub>3</sub>N<sub>4</sub>, which was listed in ITRS for continuous downscaling. In addition, we improved the charge-trapping efficiency at an ENT of 3.6-nm, by using As<sup>+</sup>-implanted high- $\kappa$  trapping layer to reach a large 10-year retention window of 3.1 V at 125° C. However, further downscaling the ENT is limited by the ion-implanted damage to tunnel oxide.

**[0037]** In this context, a high performance CTF memory at a record thinnest 2.5-nm ENT trapping layer is disclosed for the first time. This device has a large extrapolated 10-year retention memory window of 3.2 V at 125° C. and excellent endurance of 10<sup>6</sup> cycles, under fast 100  $\mu$ s and low  $\pm 16$  V P/E pulses. These were achieved using Ge reaction with HfON trapping layer to form the HfGeON, even at ultra-thin 2.5-nm ENT. Such excellent device integrity is unreachable for conventional Si<sub>3</sub>N<sub>4</sub> CTF device due to nearly no trapping at 2-nm Si<sub>3</sub>N<sub>4</sub>.

## EXPERIMENTS

**[0038]** The MoN—[SiO<sub>2</sub>—LaAlO<sub>3</sub>]—[Ge—HfON]—[LaAlO<sub>3</sub>—SiO<sub>2</sub>]—Si MONOS CTF devices were made on standard 6-in p-type Si wafers. The double tunnel oxide layers of 2.7-nm thick thermal SiO<sub>2</sub> was first grown on Si substrates and followed by depositing 2.5-nm thick LaAlO<sub>3</sub> by physical vapor deposition (PVD). Then the charge trapping layers of 8-nm thick HfON and 1.5-nm thick Ge were deposited by PVD. Next, a 6.5-nm thick LaAlO<sub>3</sub> was deposited by PVD and 6.5-nm thick SiO<sub>2</sub> was deposited by chemical vapor deposition (CVD) using Tetraethyl orthosilicate (Si(C<sub>2</sub>H<sub>5</sub>O)<sub>4</sub>) to form the double blocking layers. Finally, a 200-nm thick MoN was deposited by PVD, followed by gate definition, reactive ion-etching (RIE), self-aligned 25 KeV P<sup>+</sup> implantation at 5 $\times 10^{15}$  cm<sup>-2</sup> dose and 900° C. RTA to activate the dopant at source-drain region. The CTF devices were with 10- $\mu$ m gate length, 100- $\mu$ m width and isolated by field oxide. The fabricated devices were characterized by cross-sectional

transmission electron microscopy (TEM), P/E, cycling and retention measurements to 125° C.

**[0039]** FIGS. 14(a) and (b) show the schematic structure and energy band diagram of the MoN[SiO<sub>2</sub>—LaAlO<sub>3</sub>]—[Ge—HfON]—[LaAlO<sub>3</sub>—SiO<sub>2</sub>]—Si CTF device. An ultra-thin ENT of 2.5-nm was obtained from X-TEM. As shown in FIG. 14(a), a flash memory 20 comprises a Si substrate 202, a SiO<sub>2</sub> layer 204 formed on the Si substrate 202, a LaAlO<sub>3</sub> layer 206 formed on the SiO<sub>2</sub> layer 204, a HfON layer 208 formed on the LaAlO<sub>3</sub> layer 206, a Ge/HfON layer 210 (that is formed by reacting Ge with HfON) formed on the HfON layer 208, another LaAlO<sub>3</sub> layer 212 formed on the Ge/HfON layer 210, another SiO<sub>2</sub> layer 214 formed on the another LaAlO<sub>3</sub> layer 212, and a MoN layer 216 formed on the another SiO<sub>2</sub> layer 214. In an embodiment, the flash memory 20 may further comprise another HfON layer formed on the Ge/HfON layer 210, and another Ge/HfON layer formed on the another HfON layer. The energy band at top Ge/HfON may be narrowed due to the smaller bandgap of Ge (0.67 eV) and HfGeON formation. The small bandgap HfGeON lowers the E<sub>C</sub> that improves the carrier retention. The band offset in LaAlO<sub>3</sub>/SiO<sub>2</sub> double tunnel layers reduces the tunneling barrier for faster P/E speeds and better endurance. The high- $\kappa$  blocking and trapping layers lower the P/E voltage, which in turn improves the erase saturation due to the higher electric field across the thin tunnel SiO<sub>2</sub>.

**[0040]** FIGS. 15(a) and (b) show the P/E characteristics of HfON and Ge/HfON CTF, respectively. The V<sub>th</sub> increases with increasing P/E voltage and time. The larger program V<sub>th</sub> of Ge/HfON CTF indicates the better trapping capability than that of control HfON device. Small erase saturation was obtained due to the using high- $\kappa$  dielectrics to give a larger electric field in tunnel SiO<sub>2</sub> for better hole tunneling. Under the  $\pm 16$  V and 100  $\mu$ s P/E, the V<sub>th</sub> difference ( $\Delta V_{th}$ ) between P and E are 2.7 V and 4.4 V for HfON and Ge/HfON CTF devices, respectively. The larger  $\Delta V_{th}$  memory window of Ge/HfON CTF than control HfON device is due to the Ge reaction with HfON to form the HfGeON that has higher- $\kappa$  for better erase and higher traps for more efficient charge-trapping.

**[0041]** FIG. 16(a) shows the retention characteristics of HfON and Ge/HfON CTF devices. Under the  $\pm 16$  V and 100  $\mu$ s P/E, the 10-year extrapolated retention window at 125° C. for HfON CTF is 1.8 V that largely increases to 3.2 V for Ge/HfON device. Such large 10-year retention window allows multi-level cell (MLC) storage at 125° C. with a record thinnest 2.5-nm ENT. The good retention is due to the deep E<sub>C</sub> of HfGeON for carrier storage, like the deep-E<sub>C</sub> of poly-Si FG flash memory. In addition, the larger physical thickness of high- $\kappa$ -LaAlO<sub>3</sub>/SiO<sub>2</sub> double barriers improves the retention. Further, the large energy bandgap and small trap density of SiO<sub>2</sub>, formed by CVD TEOS, in double barrier also helps the retention improvement. The fast 100  $\mu$ s erase speed is due to bandgap-engineered lower hole barrier  $\Delta E_V$  in the LaAlO<sub>3</sub>/SiO<sub>2</sub> tunnel oxide. The better trapping capability, faster P/E speed, and lower hole tunnel barrier further lead to excellent endurance as shown in FIG. 16(b), with a larger 10<sup>6</sup>-cycled memory window of 3.6 V than the 2.2 V of control device, at the same  $\pm 16$  V and 100  $\mu$ s P/E. Such excellent cycling data are vitally important to allow further endurance improvement in highly scaled CTF device with fewer stored electrons.

**[0042]** The record thinnest 2.5-nm ENT for CTF, large 10-year retention window of 3.2 V at 125° C., and 10<sup>6</sup> cycled endurance were reached simultaneously under fast 100  $\mu$ s and low  $\pm 16$  V P/E, which fit the requirements of ITRS shown in Table 2.

TABLE 2

lists a variety of data published by ITRS in 2009.						
NAND Flash	16	14	13	12	11	9
poly 1/2						
Pitch (nm)						
Cell size 0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0
area factor a						
in multiples						
of						
F <sup>2</sup> SLC/MLC						
Tunnel	SiO <sub>2</sub> or	SiO <sub>2</sub> or	SiO <sub>2</sub> or	SiO <sub>2</sub> or	SiO <sub>2</sub> or	SiO <sub>2</sub> or
dielectric	ONO	ONO	ONO	ONO	ONO	ONO
material						
Tunnel	3-4	3-4	3-4	3-4	3-4	3-4
dielectric						
thickness						
EOT (nm)						
Blocking	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>
dielectric						
material						
Blocking	6	5	5	5	5	5
dielectric						
thickness						
EOT (nm)						
Charge	SiN/High-K	SiN/High-K	SiN/High-K	SiN/High-K	SiN/High-K	SiN/High-K
trapping						
layer						
material						
Charge	4-6	4-6	4-6	4-6	3-4	3-4
trapping						
layer						
thickness						
(nm)						
Gate material	Metal	Metal	Metal	Metal	Metal	Metal
Highest W/E	15-17	15-17	15-17	15-17	15-17	15-17
voltage (V)						
Endurance	1.00E + 04	1.00E + 04	1.00E + 04	1.00E + 04	1.00E + 04	1.00E + 04
(erase/write						
cycles)						
Nonvolatile	5-10	5-10	5-10	5-10	5-10	5-10
data						
retention						
(years)						
Maximum	4	4	4	4	4	4
number of						
bits per cell						
(MLC)						

**[0043]** The foregoing descriptions of the detailed embodiments are only illustrated to disclose the features and functions of the present invention and not restrictive of the scope of the present invention. It should be understood to those in the art that all modifications and variations according to the spirit and principle in the disclosure of the present invention should fall within the scope of the appended claims.

1-4. (canceled)

5. A method, comprising:

providing a substrate;

forming a first SiO<sub>2</sub> layer on the substrate;

forming a first high-κ layer on the first SiO<sub>2</sub> layer;

forming a metal-implanted oxynitride layer on the first high-κ layer;

forming a second high-κ layer on the metal-implanted oxynitride layer;

forming a second SiO<sub>2</sub> layer on the second high-κ layer; and

forming a gate layer on the second SiO<sub>2</sub> layer.

6. The method of claim 5, wherein the high-κ layer is Al<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>, TiO<sub>2</sub>, SiN or ternary or quaternary combinations thereof, the oxynitride is AlON, LaON, HfON, ZrON, TiON, SiON or quaternary combinations thereof, and the implanted metal are heavy metals of As, Sb, Ga, or In.

7. The method of claim 5, wherein the metal-implanted oxynitride is formed by implanting metal at tilted angle and <10 KeV.

8. The method of claim 5, wherein the gate layer is made of metal or metal-nitride.

9. The method of claim 8, wherein the metal-nitride is TiN, TaN or MoN.

\* \* \* \* \*