

Transient-Induced Latchup Dependence on Power-Pin Damping Frequency and Damping Factor in CMOS Integrated Circuits

Sheng-Fu Hsu, *Student Member, IEEE*, and Ming-Dou Ker, *Senior Member, IEEE*

Abstract—The bipolar (underdamped sinusoidal) transient noise on power pins of CMOS integrated circuits (ICs) can trigger latchup in CMOS ICs under system-level electrostatic-discharge test. Two dominant parameters of bipolar transient noise—damping frequency and damping factor—strongly depend on system shielding, board-level noise filter, chip/board-level layout, etc. The transient-induced-latchup (TLU) dependence on power-pin damping frequency and damping factor was characterized by device simulation and verified by experimental measurement. From the simulation results, bipolar-trigger waveforms with damping frequencies of several tens of megahertz can trigger the TLU most easily. However, TLU is less sensitive to the bipolar-trigger waveforms with an excessively large damping factor or an excessively low/high damping frequency. The simulation results have been experimentally verified with the silicon-controlled-rectifier (SCR) test structures that are fabricated in a 0.25- μm CMOS technology.

Index Terms—Bipolar-trigger voltage, latchup, silicon-controlled rectifier (SCR), system-level electrostatic-discharge (ESD) test, transient-induced latchup (TLU).

NOMENCLATURE

D_{Freq}	Damping frequency of bipolar-trigger voltage on power pins of CMOS ICs.
D_{Factor}	Damping factor of bipolar-trigger voltage on power pins of CMOS ICs.
$+V_{\text{Peak}}$	Transient positive peak voltage of bipolar-trigger voltage on power pins of CMOS ICs.
$+I_{\text{Peak}}$	Transient positive peak current of bipolar-trigger voltage on power pins of CMOS ICs.
$-V_{\text{Peak}}$	Transient negative peak voltage of bipolar-trigger voltage on power pins of CMOS ICs.
$-I_{\text{Peak}}$	Transient negative peak current of bipolar-trigger voltage on power pins of CMOS ICs.

I_{Sb}	Sweep-back current caused by the bipolar-trigger voltage on power pins of CMOS ICs.
D	Distance between well edge and well (substrate) contact in the p-n-p-n latchup path.
S	Distance between anode and cathode in the p-n-p-n latchup path.
W	Distance between the two adjacent well (substrate) contacts in the p-n-p-n latchup path.
$V_{\text{DD}}(t)$	Time-dependent voltage function used in device simulation to simulate the bipolar-trigger voltage on power pins of CMOS ICs

$$V_{\text{DD}}(t) = V_0 + V_P \cdot \exp(-(t - t_d)D_{\text{Factor}}) \cdot \sin(2\pi D_{\text{Freq}}(t - t_d)).$$

V_0 is the initial voltage, t_d is the time delay, V_P is the applied voltage amplitude.

I_{Ds}	Transient displacement current of p-n junction.
$V_{\text{P}+}$	Magnitude of minimum positive V_P to initiate TLU.
$V_{\text{P}-}$	Magnitude of minimum negative V_P to initiate TLU.
t_P	Time period needed for V_{DD} increasing from $-V_{\text{Peak}}$ to the normal circuit operating voltage.
$D_{\text{Freq}(\text{min})}$	Minimum D_{Freq} to initiate TLU.
$D_{\text{Freq}(\text{max})}$	Maximum D_{Freq} to initiate TLU.
V_{Charge}	Applied voltage on charged capacitor (200 pF) in the component-level TLU measurement setup.

I. INTRODUCTION

RECENTLY, transient-induced latchup (TLU) has attracted more attention in the CMOS technology [1]–[7]. The test standard to verify the TLU immunity of CMOS ICs has been also announced [8]. This tendency results from not only the progress of circuitry functionality but also the strict requirements of the system-level electrostatic-discharge (ESD) test [9] for electromagnetic-compatibility (EMC) regulation. During the system-level ESD test, the electrical/electronic products are usually requested to sustain the ESD level of ± 8 kV (± 15 kV) under contact-discharge (air-discharge) test mode to achieve the immunity requirement of “level 4.” Fig. 1 shows the measurement setup of the system-level ESD test with an indirect contact-discharge test mode [9]. When the ESD gun zaps to

Manuscript received January 3, 2007; revised May 21, 2007. This work was supported by Himax Technologies, Inc., Taiwan, R.O.C. The review of this paper was arranged by Editor J. Cressler.

S.-F. Hsu was with the Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. He is now with System General Corporation, Hsinchu 300, Taiwan, R.O.C.

M.-D. Ker is with the Nanoelectronics and Gigascale Systems Laboratory, Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: mdker@iee.org).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2007.901391




Fig. 1. Measurement setup of the system-level ESD test with an indirect contact-discharge test mode [9]. The ESD-gun zapping on the HCP could cause TLU on all CMOS ICs inside the EUT.




Fig. 2. With an ESD voltage of +1000 V, zapping on the HCP, the measured V_{DD} transient waveform on one (CMOS IC#1) of the CMOS ICs inside the EUT. V_{DD} waveform is a bipolar voltage due to the disturbance of high ESD-coupled energy.

the horizontal coupling plane (HCP), all CMOS ICs inside the equipment under test (EUT) will be disturbed due to the high ESD-coupled energy, as shown in the inset figure of Fig. 1. With an ESD voltage of +1000 V, zapping on the HCP, the measured V_{DD} transient waveform on one (CMOS IC#1) of the CMOS ICs inside the EUT is shown in Fig. 2. The V_{DD} power line of CMOS IC#1 no longer maintains its normal dc voltage level of +2.5 V but acts as a bipolar (underdamped sinusoidal) voltage with a $+V_{Peak}$ of +15 V. Such bipolar voltage on power pins of CMOS ICs can easily trigger TLU [10], even though such TLU-sensitive CMOS ICs have already met the quasi-static latchup test standard [11].

The previous work [10] proved that the bipolar-trigger voltage on power pins of CMOS ICs is the major stimulus to initiate TLU under the system-level ESD test. Such bipolar trigger can generate the TLU-triggering current—sweep-back current (I_{Sb}). Three dominant parameters to determine I_{Sb} are D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$) [10]. Thus, it is im-

portant to investigate the TLU dependence on D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$). In real situations, these parameters depend on the charged voltage of the ESD gun, the adopted TLU test mode, and the board-level noise-decoupling filters, etc. Furthermore, the transient noise coupled into chips also strongly depends on the parasitic capacitance, inductance, and resistance of metal traces in the board-/chip-level layout. It is straightforward that a larger voltage amplitude of $+V_{Peak}$ ($-V_{Peak}$) (i.e., larger transient noise) can initiate the TLU more easily. However, so far, it has not been investigated yet how D_{Freq} and D_{Factor} impact the TLU immunity under the system-level ESD test.

In this paper, the TLU dependence on D_{Freq} and D_{Factor} of bipolar-trigger voltage will be investigated in time domain by device simulation. Based on the comprehensive simulation results, the board-level noise filters can be properly developed to efficiently eliminate the ESD-coupled noise for the TLU prevention. The simulation results on TLU have been verified with silicon test chips that are fabricated in a 0.25- μm CMOS process.


II. BIPOLAR-TRIGGER WAVEFORMS UNDER SYSTEM-LEVEL ESD TEST

During the system-level ESD test, D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$) depend on many factors. Specifically, the board-level noise-decoupling filter is a dominant factor to determine these parameters. With an ESD voltage of +3000 V, zapping on the HCP, the measured V_{DD} and I_{DD} transient waveforms on CMOS IC#1 without and with the noise-decoupling filter are shown in Fig. 3(a) and (b), respectively. Clearly, D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$) of V_{DD} waveforms are all different in Fig. 3(a) and (b) because of the decoupling capacitance (0.1 μF). As a result, D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$) can be altered by the noise-decoupling filter, thus strongly dominating the occurrence of TLU under the system-level ESD test.


To clarify this issue, the TLU can be initiated with an instantaneously increasing I_{DD} if there is no decoupling capacitance, as shown in Fig. 3(a). After the ESD-induced disturbance on V_{DD} , I_{DD} is kept at a high current of 80 mA, while V_{DD} is pulled down to the latchup holding voltage of 1.8 V. However, TLU does not occur if an additional decoupling capacitance of 0.1 μF is added between V_{DD} and V_{SS} of this TLU-sensitive CMOS IC#1, as shown in Fig. 3(b). Thus, I_{DD} does not increase after the ESD-induced disturbance on V_{DD} . From the measured TLU transient waveforms in Fig. 3(a) and (b), the occurrence of TLU strongly depends on D_{Freq} , D_{Factor} , and $+V_{Peak}$ ($-V_{Peak}$) of the bipolar-trigger waveforms on power pins of CMOS ICs. The board-level noise filters dominate these parameters, which have strong impacts on TLU.

III. TLU SIMULATION

The TLU dependence on both D_{Freq} and D_{Factor} can be investigated by device simulation. Silicon-controlled rectifier (SCR) is used as the test structure for TLU simulation because the occurrence of latchup results from the parasitic SCR in



(a)



(b)

Fig. 3. Measured V_{DD} and I_{DD} transient waveforms, with an ESD voltage of +3000 V zapping on the HCP, on CMOS IC#1 (a) without and (b) with the noise-decoupling filter (decoupling capacitance of 0.1 μ F).

CMOS ICs. The SCR structure with specified layout parameters of $D = 6.7 \mu\text{m}$ and $S = 1.2 \mu\text{m}$ is used for the TLU simulation in this paper, as shown in Fig. 4. To apply a bipolar trigger on V_{DD} of the defined SCR structure, a specific time-dependent voltage source function in the following is used

$$V_{DD}(t) = V_0 + V_P \cdot \exp(-(t - t_d)D_{\text{Factor}}) \cdot \sin(2\pi D_{\text{Freq}}(t - t_d)). \quad (1)$$

An intended bipolar trigger can be constructed by choosing proper parameters such as initial voltage V_0 , time delay t_d , applied voltage amplitude V_P , damping factor D_{Factor} , and damping frequency D_{Freq} . In this paper, both V_0 and t_d are the fixed values of 2.5 V and 50 ns, respectively. To demonstrate how bipolar trigger initiate TLU, Fig. 5 shows the simulated V_{DD} and I_{DD} transient responses for the bipolar trigger [$V_{DD}(t)$ in (1)] with D_{Factor} , D_{Freq} , and V_P of $2 \times 10^7 \text{ s}^{-1}$,




Fig. 4. SCR structure used for the TLU simulation.




Fig. 5. Simulated V_{DD} and I_{DD} transient responses for the bipolar-trigger voltage (V_{DD}) with D_{Factor} , D_{Freq} , and V_P of $2 \times 10^7 \text{ s}^{-1}$, 20 MHz, and +14.6 V, respectively. The TLU is initiated by I_{Sb} when V_{DD} returns from $-V_{\text{Peak}}$ to the normal operating voltage of +2.5 V ($87.5 \text{ ns} < t < 112.5 \text{ ns}$).

20 MHz, and +14.6 V, respectively. During the time period of $50 \text{ ns} \leq t \leq 75 \text{ ns}$, the N-well/P-substrate junction is reverse biased ($V_{DD} > 0$), and thus, only transient displacement current (I_{Ds}) or junction leakage current can be found within the p-n-p-n latchup path. Because such I_{Ds} or junction leakage current is too small to initiate TLU, I_{DD} is negligible within this time period. During the time period of $75 \text{ ns} \leq t \leq 87.5 \text{ ns}$, the N-well/P-substrate junction is forward biased when V_{DD} drops below 0 V, leading to a large number of minority carriers stored in the N-well/P-substrate region. Afterwards, during the time period of $87.5 \text{ ns} \leq t \leq 100 \text{ ns}$, when V_{DD} returns from $-V_{\text{Peak}}$ to its normal operating voltage of +2.5 V, these stored minority holes (electrons) will be “swept-back” to the P-substrate (N-well) region where they originally come from. As a result, the so-called “sweep-back” current I_{Sb} is formed to initiate TLU, leading I_{DD} to significantly increase.

The corresponding simulated 2-D current flow lines with respect to the various transient timing points are shown in Fig. 6. At timing point C, the N-well/P-substrate junction is forward biased due to a negative V_{DD} . Afterwards, during the transition from timing point C to E, the N-well/P-substrate junction returns from the forward-biased state ($V_{DD} < 0$, timing points C and D) to the reverse-biased state ($V_{DD} > 0$, timing point E), while I_{Sb} is formed to initiate TLU. The simulation




Fig. 6. Corresponding simulated 2-D current flow lines with respect to the various transient timing points. When V_{DD} returns from $-V_{Peak}$ (timing point C) to the normal operating voltage of $+2.5$ V (timing point E), the TLU can be initiated by I_{Sb} (timing points E–H).

results in Figs. 5 and 6 are consistent with the experimental verifications [10]. Thus, the device simulation proposed in this paper can be used to investigate the TLU dependence on D_{Freq} and D_{Factor} .

A. Relations Between D_{Factor} and Minimum Positive (Negative) V_P to Initiate TLU

With a fixed D_{Freq} of 8 MHz, the relations between D_{Factor} and V_{P+} (V_{P-}) are shown in Fig. 7(a). V_{P+} (V_{P-}) is defined as the magnitude of minimum positive (negative) V_P to initiate TLU. TLU cannot be initiated if the magnitude of the applied positive (negative) V_P is smaller than V_{P+} (V_{P-}), because a too small V_P cannot provide a large enough $-V_{Peak}$ (i.e., large enough I_{Sb}) to initiate TLU. In addition, because D_{Factor} determines how fast the bipolar-trigger voltage will be attenuated in time domain, so the magnitude of $-V_{Peak}$ strongly depends on D_{Factor} . For example, larger D_{Factor} causes larger voltage attenuation within the first cycle of the bipolar-trigger waveforms. Thus, the relations between D_{Factor} and V_{P+} (V_{P-}) are very important for the TLU characterization.


For $D_{Factor} < 10^4$ s⁻¹, both V_{P+} and V_{P-} are independent of D_{Factor} and equal to 6 V. From (1), for the given D_{Freq} of 8 MHz, such small D_{Factor} does not result in an obvious voltage attenuation within the first cycle of bipolar-trigger waveforms (i.e., $-V_{Peak}$ is not obviously attenuated). Thus, for such a small D_{Factor} , if a known minimum $-V_{Peak}$ to initiate the TLU is fixed, both V_{P+} and V_{P-} are the same and independent of D_{Factor} .

For $D_{Factor} > 10^4$ s⁻¹, both V_{P+} and V_{P-} increase with D_{Factor} because a larger V_{P+} (V_{P-}) is necessary for a larger D_{Factor} to provide a known fixed $-V_{Peak}$ (i.e., fixed I_{Sb}) which can initiate TLU. Additionally, compared with the negative-going ($V_P < 0$) bipolar voltage, the positive-going ($V_P > 0$) bipolar voltage needs to take an additional half duration for decaying before reaching to $-V_{Peak}$. Thus, V_{P+} that is larger than V_{P-} is necessary to compensate this additional voltage attenuation within the half duration.


B. Relations Between D_{Freq} and Minimum Positive (Negative) V_P to Initiate TLU

With a fixed D_{Factor} of 1.5×10^6 s⁻¹, the relations between D_{Freq} and V_{P+} (V_{P-}) are shown in Fig. 7(b). D_{Freq} is inversely proportional to the duration of bipolar-trigger waveforms. Thus, D_{Freq} determines how fast the bipolar-trigger waveform will be attenuated within its first duration. For example, for a fixed V_P and D_{Factor} , higher D_{Freq} (shorter duration) means that the bipolar-trigger voltage takes less time for decaying before reaching to $-V_{Peak}$ (i.e., larger $-V_{Peak}$).

For $D_{Freq} < 0.8$ MHz, V_{P+} is smaller than V_{P-} . Such simulation results are different with those in Fig. 7(a) where V_{P+} is larger than V_{P-} . For the V_{P-} case, Fig. 8 shows the simulated V_{DD} and I_{DD} transient responses for a bipolar trigger with D_{Factor} , D_{Freq} , and V_P of 1.5×10^6 s⁻¹, 0.1 MHz, and -200 V, respectively. Clearly, the given D_{Factor} of 1.5×10^6 s⁻¹ is too large for such a low-frequency bipolar trigger



(a)



(b)

Fig. 7. Relations between (a) D_{Factor} and V_{P+} (V_{P-}), and (b) D_{Freq} and V_{P+} (V_{P-}). V_{P+} (V_{P-}) is defined as the magnitude of minimum positive (negative) V_P to initiate TLU.




Fig. 8. Simulated V_{DD} and I_{DD} transient responses for the bipolar-trigger voltage with D_{Factor} , D_{Freq} , and V_P of $1.5 \times 10^6 \text{ s}^{-1}$, 0.1 MHz, and -200 V , respectively. The TLU does not occur because t_P is too long ($\sim 3 \mu\text{s}$) to generate a sufficient I_{Sb} [10].

to perform a negative-going bipolar voltage but a negative-going unipolar overdamped voltage instead. TLU does not occur because t_P is too long ($\sim 3 \mu\text{s}$) to generate a sufficient




Fig. 9. Simulated V_{DD} and I_{DD} transient responses for bipolar-trigger voltage with the same parameters as those in Fig. 8 but with V_P of $+150 \text{ V}$. TLU can be initiated by I_{Ds} , while V_{DD} initially increases from the normal operating voltage ($+2.5 \text{ V}$) to $+V_{Peak}$.




Fig. 10. Simulated V_{DD} and I_{DD} transient responses for the bipolar-trigger voltage with D_{Factor} , D_{Freq} , and V_P of $1.5 \times 10^6 \text{ s}^{-1}$, 2 GHz, and -60 V , respectively. I_{DD} cannot follow the V_{DD} variation in time for such a high- D_{Freq} ($> 1 \text{ GHz}$) bipolar trigger, because $+I_{Peak}$ does not simultaneously appear with $+V_{Peak}$ but at the end of the first duration ($\sim 50.5 \text{ ns}$).

I_{Sb} [10], even though the magnitude of $-V_{Peak}$ is as high as 28 V. For the V_{P+} case, Fig. 9 shows the simulated V_{DD} and I_{DD} transient responses for a bipolar trigger with the same parameters as those in Fig. 8 but with V_P of $+150 \text{ V}$. Similarly, a positive-going unipolar overdamped voltage is formed due to the given D_{Factor} . However, TLU could be initiated by I_{Ds} , while V_{DD} initially increases from the normal operating voltage ($+2.5 \text{ V}$) to $+V_{Peak}$, even though the magnitudes of both V_P and $+V_{Peak}$ (150 V and 25 V) are smaller than those (200 and 28 V) in Fig. 8. Two different TLU-triggering currents have been mentioned: I_{Ds} [12] and I_{Sb} [10]. It has been clarified that I_{Sb} can initiate TLU more easily than I_{Ds} [13]. From the simulation results in Figs. 8 and 9, however, I_{Ds} (Fig. 9) can initiate TLU more easily than I_{Sb} (Fig. 8) due to a very low D_{Freq} .

For $D_{Freq} > 1000 \text{ MHz}$, both V_{P+} and V_{P-} significantly increase, as shown in Fig. 7(b). Fig. 10 shows the simulated V_{DD} and I_{DD} transient responses for a bipolar trigger with D_{Factor} , D_{Freq} , and V_P of $1.5 \times 10^6 \text{ s}^{-1}$, 2 GHz, and -60 V , respectively. $+I_{Peak}$ does not simultaneously appear with





Fig. 11. Relations between (a) D_{Factor} and $D_{\text{Freq(min)}}$, and (b) D_{Factor} and $D_{\text{Freq(max)}}$. $D_{\text{Freq(min)}}$ ($D_{\text{Freq(max)}}$) is defined as the minimum (maximum) D_{Freq} to initiate the TLU under a fixed V_P of +15V or -15V.

$+V_{\text{Peak}}$ but at the end of the first duration (~ 50.5 ns), because I_{DD} cannot follow the V_{DD} variation in time for such a high- D_{Freq} (> 1 GHz) bipolar trigger. Thus, $+I_{\text{Peak}}$ of 0.3 A is smaller than that (0.75 A) under the low- D_{Freq} (20 MHz) case in Fig. 5, even though $+V_{\text{Peak}}$ of +60 V is much larger than that (+7.5 V) in Fig. 5. If D_{Freq} further increases to above 3 GHz, TLU does not occur (both $V_{\text{P+}}$ and $V_{\text{P-}}$ larger than 1000 V), because the duration of bipolar trigger is not long enough to sustain a positive-feedback latchup event [14].

C. Relations Between D_{Factor} and Minimum (Maximum) D_{Freq} to Initiate TLU

With a fixed V_P of both +15 V and -15 V, the relations between D_{Factor} and $D_{\text{Freq(min)}}$ ($D_{\text{Freq(max)}}$) are shown in Fig. 11(a) and (b). $D_{\text{Freq(min)}}$ ($D_{\text{Freq(max)}}$) is defined as the minimum (maximum) D_{Freq} to initiate TLU under a fixed V_P of +15 V or -15 V. A bipolar trigger with $D_{\text{Freq}} < D_{\text{Freq(min)}}$ ($D_{\text{Freq}} > D_{\text{Freq(max)}}$) cannot trigger TLU due to an




Fig. 12. (a) Device cross-sectional view and (b) layout top view of the SCR structure used for the TLU measurements.

insufficient I_{Sb} . For D_{Freq} lower than $D_{\text{Freq(min)}}$, the voltage attenuation on $-V_{\text{Peak}}$ is too large to produce a sufficient I_{Sb} for initiating TLU. For D_{Freq} higher than $D_{\text{Freq(max)}}$, I_{DD} cannot follow the V_{DD} variation in time to generate enough I_{Sb} for initiating TLU.

The simulation results are consistent with those shown in Fig. 7(a). For the small- D_{Factor} cases, $D_{\text{Freq(min)}}$ ($D_{\text{Freq(max)}}$) is independent of the D_{Factor} because of the little voltage attenuation within the first cycle of bipolar trigger. For the large- D_{Factor} cases, $D_{\text{Freq(min)}}$ ($D_{\text{Freq(max)}}$) increases with D_{Factor} . In addition, a higher $D_{\text{Freq(min)}}$ or $D_{\text{Freq(max)}}$ is necessary for the positive-going bipolar voltage to initiate TLU, because it takes an additional half duration for decaying before reaching to $-V_{\text{Peak}}$.

From the aforementioned comprehensive simulation results, the bipolar trigger with D_{Freq} of several tens of megahertz can initiate TLU most easily due to the smallest $V_{\text{P+}}$ ($V_{\text{P-}}$) under $10 \text{ MHz} < D_{\text{Freq}} < 100 \text{ MHz}$, as shown in Fig. 7(b). Otherwise, the TLU is less sensitive to the bipolar trigger with an excessively large D_{Factor} [Fig. 7(a)] or an excessively high/low D_{Freq} [Fig. 7(b)].

IV. EXPERIMENTAL VERIFICATION

A. TLU Measurement Setup

SCR is used as the test structure for the TLU measurement. The device cross-sectional view and layout top view of the SCR structure are shown in Fig. 12(a) and (b), respectively. The geometrical parameters such as D , S , and W represent the distances between well edge and well (substrate) contact, anode and cathode, and the adjacent well (substrate) contacts, respectively. All the SCR structures are fabricated in a $0.25\text{-}\mu\text{m}$ salicided CMOS technology.

The component-level TLU measurement setup with a bipolar trigger is used for the experimental verifications of TLU [13], [15], as shown in Fig. 13. An ESD simulator is used to generate the bipolar-trigger source V_{Charge} . A capacitor with a capacitance of 200 pF that is used in the machine model (MM) ESD test is employed as the charged capacitor. The device under test (DUT) is the SCR test structure shown in Fig. 12. The P^+ anode (N^+ cathode) and the N^+ well contact (P^+ substrate contact) are connected together to V_{DD} (ground).




Fig. 13. Component-level TLU measurement setup with a bipolar trigger [13], [15].






Fig. 15. Measured TLU levels of the SCR structures with various D 's and W 's but a fixed S of $1.2 \mu\text{m}$. The magnitudes of negative TLU level ($< 9 \text{ V}$) of all the SCR structures are smaller than those of the positive TLU level ($> 13 \text{ V}$).



(a)



(b)

Fig. 14. Measured V_{DD} and I_{DD} transient responses of the SCR with V_{Charge} of (a) $+10 \text{ V}$ and (b) $+14 \text{ V}$.

The measured V_{DD} and I_{DD} transient responses with V_{Charge} of $+10 \text{ V}$ and $+14 \text{ V}$ are shown in Fig. 14(a) and (b), respectively. The DUT (SCR) has layout parameters of $D = 6.7 \mu\text{m}$, $S = 1.2 \mu\text{m}$, and $W = 22.5 \mu\text{m}$. With a smaller V_{Charge} of $+10 \text{ V}$, V_{DD} is the intended bipolar trigger that is just similar to that under the system-level ESD test [16].

In addition, TLU does not occur because I_{DD} does not increase after applying the bipolar trigger on V_{DD} , as shown in Fig. 14(a). TLU still does not occur until V_{Charge} increases up to $+14 \text{ V}$. Once TLU is initiated, I_{DD} significantly increases up to 120 mA , and V_{DD} is pulled down to the latchup holding voltage of 1.5 V , as shown in Fig. 14(b). The measured waveforms in Fig. 14 can simulate the occurrence of TLU (or the voltage disturbance on V_{DD}) in Figs. 2 and 3(a) under the system-level ESD test. Thus, this measurement setup can be used to evaluate the TLU dependence on D_{Factor} and D_{Freq} under the system-level ESD test.

B. Experimental Verification on TLU

The TLU levels of the fabricated SCR test structures with various geometrical parameters are shown in Fig. 15. The TLU level is defined as the minimum positive (negative) V_{Charge} which can initiate TLU. The magnitudes of negative TLU level ($< 9 \text{ V}$) of all the SCR structures are smaller than those of the positive TLU level ($> 13 \text{ V}$). With the measured bipolar-trigger waveform in Fig. 14(a), it can be extracted from (1) that D_{Freq} is about 8 MHz (duration is about 125 ns) and D_{Factor} is about $1.5 \times 10^6 \text{ s}^{-1}$. From the simulation results in Fig. 7(a) and (b), V_{P-} is smaller than V_{P+} for a bipolar trigger with such D_{Freq} (8 MHz) and D_{Factor} ($1.5 \times 10^6 \text{ s}^{-1}$). Thus, the experimental verifications in Fig. 15 are consistent with the device simulation results in Fig. 7.

The explanations of simulated TLU characteristics in Figs. 7 and 11 are based on the assumption that the minimum $-V_{\text{Peak}}$ to initiate TLU is fixed for the same SCR structure. To experimentally verify this, a discharge resistor with a resistance of $1.5 \text{ k}\Omega$ is placed between the relay and the V_{DD} node in the TLU measurement setup. As a result, another bipolar trigger with a higher D_{Freq} and a larger D_{Factor} can be generated, as shown in Fig. 16. Fig. 16(a) shows the measured V_{DD} and I_{DD} transient responses with V_{Charge} of $+120 \text{ V}$. Compared with the measured V_{DD} waveform in Fig. 14(a), a higher D_{Freq} of 12.5 MHz (larger D_{Factor} of $1.5 \times 10^7 \text{ s}^{-1}$) can be extracted from (1). In addition, TLU does not occur due to a larger D_{Factor} , even though V_{Charge} is as high as $+120 \text{ V}$.




Fig. 16. Measured V_{DD} and I_{DD} transient responses, with a discharge resistor with a resistance of 1.5 k Ω between the relay and the V_{DD} node in the TLU measurement setup and also with a V_{Charge} of (a) +120 V and (b) +200 V. In Figs. 14(b) and 16(b), the minimum $-V_{Peak}$ to initiate the TLU is fixed (-2.5 V) for the same SCR structure.

If V_{Charge} further increases, TLU still does not occur until V_{Charge} increases up to +200 V. Fig. 16(b) shows the measured V_{DD} and I_{DD} transient responses with V_{Charge} of +200 V. In Figs. 14(b) and 16(b), the minimum $-V_{Peak}$ to initiate TLU is fixed (-2.5 V) for the same SCR structure ($D = 6.7 \mu\text{m}$, $S = 1.2 \mu\text{m}$, and $W = 22.5 \mu\text{m}$), even though there are different D_{Freq} 's and D_{Factor} 's. Based on this result, the explanations of simulated TLU characteristics in this paper are indeed developed on a reasonable assumption.

The simulated TLU characteristics in Fig. 7(a) that V_{P+} increases with D_{Factor} can be also experimentally verified by the TLU measurements shown in Figs. 14(b) and 16(b). For the bipolar trigger with a larger D_{Factor} in Fig. 16(b), in order to compensate a larger voltage attenuation within the first cycle, a larger V_{Charge} (+200 V) is necessary to produce the same minimum $-V_{Peak}$ (-2.5 V) to initiate TLU. As a result, the positive TLU level of +200 V in Fig. 16(b) is much larger than that of +14 V in Fig. 14(b), which is consistent with the simulation result in Fig. 7(a).

V. CONCLUSION

To clarify the correlations between TLU and bipolar-trigger noise, two dominant parameters of bipolar trigger— D_{Freq} and D_{Factor} —have been characterized by device simulation to find their impacts on TLU. With the simulated TLU dependence on D_{Freq} and D_{Factor} , the bipolar-trigger waveforms with D_{Freq} of several tens of megahertz can initiate TLU most easily. However, TLU is less sensitive to the bipolar-trigger waveforms with an excessively large D_{Factor} or an excessively low/high D_{Freq} . The simulated TLU characteristics are useful to optimize the bipolar trigger in evaluating the TLU immunity of CMOS ICs without overestimation. Furthermore, the board-/chip-level noise filters can be properly designed to efficiently eliminate the ESD-coupled noise for the TLU prevention.

ACKNOWLEDGMENT

The authors would like to thank Dr. C.-C. Tasi, Dr. T.-Y. Chen, and W.-Y. Lo for their valuable technical discussions and the project supported from Himax Technologies, Taiwan, R.O.C. The authors would also like to thank the editor and his reviewers for their valuable comments and suggestions that helped improve this paper.

REFERENCES

- [1] S. Voldman, "Latch-up—It's back," in *Threshold Newsletter*. ESD Association, Sep./Oct. 2003.
- [2] S. Bargstädt-Franke, W. Stadler, K. Esmark, M. Streibl, K. Domanski, H. Gieser, H. Wolf, and W. Bala, "Transient latch-up: Experimental analysis and device simulation," in *Proc. EOS/ESD Symp.*, 2003, pp. 70–78.
- [3] J. T. Mechler, C. Brennan, J. Massucco, R. Rossi, and L. Wissel, "Contention-induced latchup," in *Proc. IRPS*, 2004, pp. 126–129.
- [4] K. Domanski, S. Bargstädt-Franke, W. Stadler, M. Streibl, G. Steckert, and W. Bala, "Transient-LU failure analysis of the ICs, methods of investigation and computer aided simulations," in *Proc. IRPS*, 2004, pp. 370–374.
- [5] K. Chatty, P. Cottrell, R. Gauthier, M. Muhammad, F. Stellari, A. Weger, P. Song, and M. McManus, "Model-based guidelines to suppress cable discharge event (CDE) induced latchup in CMOS ICs," in *Proc. IRPS*, 2004, pp. 130–134.
- [6] K. Domanski, S. Bargstädt-Franke, W. Stadler, U. Glaser, and W. Bala, "Development strategy for TLU-robust products," in *Proc. EOS/ESD Symp.*, 2004, pp. 299–307.
- [7] G. Boselli, V. Reddy, and C. Duvvury, "Latch-up in 65 nm CMOS technology: A scaling perspective," in *Proc. IRPS*, 2005, pp. 137–144.
- [8] *ANSI/ESD SP5.4-2004: Transient Latch-Up Testing—Component Level Supply Transient Stimulation*, 2004. ESD Association Standard Practice.
- [9] *EMC—Part 4-2: Testing and Measurement Techniques—Electrostatic Discharge Immunity Test*, 2001. IEC 61000-4-2 International Standard.
- [10] M.-D. Ker and S.-F. Hsu, "Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test," *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1821–1831, Aug. 2005.
- [11] *IC Latch-Up Test*, 2006. EIA/JEDEC Std. no. 78A.
- [12] R. R. Troutman and H. P. Zappe, "A transient analysis of latchup in bulk CMOS," *IEEE Trans. Electron Devices*, vol. ED-30, no. 2, pp. 170–179, Feb. 1983.
- [13] M.-D. Ker and S.-F. Hsu, "Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger," in *Proc. IRPS*, 2005, pp. 121–128.
- [14] R. Troutman, *Latchup in CMOS Technology: The Problem and the Cure*. New York: Kluwer, 1986.
- [15] I. Morgan, C. Hatchard, and M. Mahanpour, "Transient latch-up using an improved bi-polar trigger," in *Proc. EOS/ESD Symp.*, 1999, pp. 190–202.
- [16] M.-D. Ker and Y.-Y. Sung, "Hardware/firmware co-design in an 8-bits microcontroller to solve the system-level ESD issue on keyboard," in *Proc. EOS/ESD Symp.*, 1999, pp. 352–360.



Sheng-Fu Hsu (S'04) received the B.S. degree from the Department of Engineering and System Science, National Tsing-Hua University, Hsinchu, Taiwan, R.O.C., in 2000, and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, in 2002 and 2006, respectively.

His current research interests include semiconductor device physics and IC reliability. He is currently with the System General Corporation, Hsinchu.



Ming-Dou Ker (S'92-M'93-SM'97) received the B.S. degree from the Department of Electronics Engineering and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1986, 1988, and 1993, respectively.

In 1994, he was with the VLSI Design Department, the Computer and Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, R.O.C., as a Circuit Design Engineer. In 1998, he was the Department Manager in the VLSI Design Division, CCL/ITRI. Currently, he is a Full Professor in the Nanoelectronics and Gigascale Systems Laboratory, Department of Electronics Engineering, National Chiao-Tung University. In the field of reliability and quality design for CMOS integrated circuits, he has published over 290 technical papers in international journals and conferences. He has proposed many inventions to improve the reliability and quality of integrated circuits, which were granted with 120 U.S. patents and 132 R.O.C. (Taiwan) patents. His current research topics include reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage I/O interface circuits, and on-glass circuits for system-on-panel applications in the thin-film transistor liquid crystal display. He had been invited to teach or to consult the reliability and quality design for integrated circuits by hundreds of design houses and semiconductor companies in the Science-Based Industrial Park, Hsinchu; in the Silicon Valley, San Jose, CA; in Singapore; in Malaysia; in Hong Kong; and in the Mainland China. He also served as the Associate Editor of IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS.

Dr. Ker has served as a member of the Technical Program Committee and Session Chair of numerous international conferences. He was selected as the Distinguished Lecturer in the IEEE Circuits and Systems Society from 2006 to 2007. He was elected as the President of Taiwan ESD Association in 2001. He has received many research awards from ITRI, National Science Council, National Chiao-Tung University, and the Dragon Thesis Award from Acer Foundation. In 2003, he was selected as one of the Ten Outstanding Young Persons in Taiwan by the Junior Chamber International. In 2005, one of his patents on ESD protection design has been awarded with the National Invention Award in Taiwan, R.O.C.