

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2010/0017452 A1

Jan. 21, 2010 (43) **Pub. Date:**

(54) MEMORY-BASED FFT/IFFT PROCESSOR AND DESIGN METHOD FOR GENERAL SIZED MEMORY-BASED FFT PROCESSOR

(76) Inventors: Chen-Yi LEE, Hsinchu City (TW); Chen-Fong Hsiao, Hsinchu City (TW); Yuan Chen, Hsinchu City

(TW)

Correspondence Address: Muncy, Geissler, Olds & Lowe, PLLC

P.O. BOX 1364 FAIRFAX, VA 22038-1364 (US)

(21) Appl. No.: 12/325,516

(22) Filed: Dec. 1, 2008

(30)Foreign Application Priority Data

Jul. 16, 2008 (CN) 200810131540.8


Publication Classification

(51) Int. Cl. G06F 17/14 (2006.01)

(52)U.S. Cl. 708/404

(57)ABSTRACT

For a large size FFT computation, this invention decomposes it into several smaller sizes FFT by decomposition equation and then transform the original index from one dimension into multi-dimension vector. By controlling the index vector, this invention could distribute the input data into different memory banks such that both the in-place policy for computation and the multi-bank memory for high-radix structure could be supported simultaneously without memory conflict. Besides, in order to keep memory conflict-free when the in-place policy is also adopted for I/O data, this invention reverses the decompose order of FFT to satisfy the vector reverse behavior. This invention can minimize the area and reduce the necessary clock rate effectively for general sized memory-based FFT processor design.






Fig. 1




Fig.2

MEMORY-BASED FFT/IFFT PROCESSOR AND DESIGN METHOD FOR GENERAL SIZED MEMORY-BASED FFT PROCESSOR

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] This invention relates to a memory-based FFT/IFFT processor and design method for general sized memory-based FFT processor to minimize the area and reduce the necessary clock rate.

[0003] 2. Description of the Related Art

A. Prior Arts List:

1. USA Patent:

[0004]

	Pat. No.	Title
[A1]	4,477,878	Discrete Fourier transform with non-tumbled output
[A2]	5,091,875	Fast Fourier transform (FFT) addressing apparatus and method
[A3]	7,062,523	Method for efficiently computing a fast Fourier transform
[A4]	7,164,723	Modulation apparatus using mixed-radix fast Fourier transform
[A5]	20060253514 (Publication No.)	Memory-based Fast Fourier Transform device
[A6]	20080025199 (Publication No.)	Method and device for high throughput n-point forward and inverse fast Fourier transform

2. China Patent:

[0005]

	Pat. No.	Title
[A7] [A8]	01140060.9 03107204.6	The architecture for 3780-point DFT processor The multicarrier systems and method with 3780-point IDFT/DFT processor
[A9]	200410090873.2 (Publication No.)	The oversampling method for 3780-point DFT
[A10]	200610104144.7 (Publication No.)	The 3780-point DFT processor
[A11]	200710044716.1 (Publication No.)	The water-flowed 3780-point FFT processor

3. Articles

[0006] [B1] Z.-X. Yang, Y.-P. Hu, C.-Y. Pan, and L. Yang, "Design of a 3780-point IFFT processor for TDS-OFDM," *IEEE Trans. Broadcast.*, vol. 48, no. 1, pp. 57-61, March 2002.

[0007] [B2] L. G. Johnson "Conflict free memory addressing for dedicated FFT hardware," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 39, no. 5, pp. 312-316, May 1992.

[0008] [B3] B. G. Jo, and M. H. Sunwoo, "New continuous-flow mixed-radix (CFMR) FFT processor using

novel in-place strategy," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no.5, pp. 911-919, May 2005.

B. Description of Prior Arts

[0009] (1) [A1] could not support the multi-bank memory structure. Hence, for the radix-r computation, it would cost r clock cycles to read data from memory and write the computed data back to memory. This would result in the FFT needs more computation cycle and thus demand higher clock rate for the processor for real-time application. This invention could solve this problem by supporting the multi-bank addressing without memory conflict such that the r data for radix-r could be accessed in one clock cycle.

[0010] (2) [A2], [A5], [B2] could only support the fixed radix-r. Hence, it could only be applied in the FFT with the size N=r If we consider the application that the 3780-point FFT for the Chinese DTV application or the 3072-point FFT for the PLC application, they would not work here. This invention could support any general mixed radix such that it could work for any size FFT application.

[0011] (3) [A3] could only support the fixed radix-r, hence, it could not support the Chinese DTV or PLC etc application. Besides, since it could not support multi-bank memory structure, it would need r clock cycles for data access from memory for radix-r computation. Then, it would need higher clock rate for FFT computation than the processor that takes multi-bank memory structure. This invention could not only support variable radix for any size FFT application but also support multi-bank memory structure to reduce necessary clock rate without memory conflict.

[0012] (4) [A4], [B3] could only support the radix-2/4 algorithm. Therefore, it could only work for the FFT with the size N=2". And for the FFT application with the other size such as for the Chinese DTV with N=3780, it would not work. However, this invention could work for all of them since this invention could support any mixed radix. Besides, for the long size FFT processor design such as N=8192, this invention could make the processor design more flexible since the max radix [4] could support is only radix-4 and this invention could support is greater than radix-4.

[0013] (5) [A6] describes some candidate decomposition of 3780, for instance, 3780=3×3×3×2×2×5×7. It implements each small size FFT module with the MDC structure to eliminate some large internal buffer in [A7]-[A11]. But, this would cost more hardware since it should finish all the computation within one clock cycle for each module. Besides, for real system application, the in order output data is necessary. However, its output data are not in order output.

[0014] (6) [A7], [A8], [A9], [A10], [A11] implement the 3780-point FFT processor with some architecture which is similar to pipeline. Their architecture need large internal buffer to reorder the data for processing. Besides, for the real system application requirement, the in order I/O data and to support continuous data flow are both necessary. In order to achieve this, [A7], [A8] needs at least 3N words; [A9], [A11] needs at least 5N words; [A10] needs 6N words memory size. This invention could achieve this requirement only with 2N memory words. Note that, the output data of [A7], [A8] and [A11] are not in order output, and they need "at least" one N words memory to reorder the output data as in order output. [0015] (7) The output data of the 3780-point FFT processor proposed in [B1] is not in order. In order to achieve this, it would need a buffer to reorder the output data. Hence, the design would need memory size more than 4N words to

achieve continuous data flow and in order I/O data. However, this invention only needs 2N words memory.

Classification of the Prior arts					
	[A1]	[A2] [B2] [A5]	[A3]	[A4] [B3]	
Radix *1 In-place *2 Memory *3 Multi-bank *4	All general Yes 2N words No	Fixed radix-r Yes 2N words Yes	Fixed radix-r Yes 2N words No	Radix-2/4 Yes 2N words Yes	

^{*1} The Tab "Radix" means that the butterfly size that the prior patents could

SUMMARY OF THE INVENTION

[0016] To overcome the drawbacks of the prior arts, this invention proposes a design method of general sized memory-based FFT processor, comprising the steps of: (1) Decomposing a large size FFT computation into several relative smaller sizes FFT by decomposition equation and then transform the original index from one dimension into multidimension vector; (2) Controlling the index vector to distribute the input data into different memory banks such that both the in-place policy for computation and the multi-bank memory for high-radix structure could be supported simultaneously without memory conflict; (3) In order to keep memory conflict-free when the in-place policy is also adopted for I/O data, reverses the decompose order of FFT to satisfy the vector reverse behavior; through the steps to minimize the area and reduce the necessary clock rate. This invention also proposes a memory-based FFT/IFFT processor comprising: a main memory to store data; a processing element for decomposed smaller sized FFT computation; a control unit to control: (1) the memory for I/O data and butterflies computation (2) the computation order of smaller sized FFT (3) the memory addressing for data access with in-place policy.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] FIG. 1. The design block of FFT processor of this invention.

[0018] FIG. 2. The index vector generator hardware implementation of this invention.

DETAILED DESCRIPTION OF THE PREFERRED **EMBODIMENT**

[0019] For the best understanding of this invention, please refer to the following detailed description of the preferred embodiments and the accompanying drawings.

[0020] The definition of DFT is

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}.$$

The method to decompose a larger size DFT into several smaller sizes DFT has been proposed in article C1 [C. Burrus,

"Index mappings for multidimensional formulation of the DFT and convolution," IEEE Trans. Acoust., Speech, Signal Process., vol. 25, no. 3, pp. 239-242, June 1977]. Here, the present invention takes the decomposition equation (1) for the size $N=N_1N_2$ for illustration:

$$\begin{cases} n = N_2 n_1 + A_2 n_2 \mod N & n_1, k_1 = 0, 1, \dots, N_1 - 1 \\ k = B_1 k_1 + N_1 k_2 \mod N & n_2, k_2 = 0, 1, \dots, N_2 - 1 \end{cases}$$
 (1)

[0021] Eq. (1) maps the index n and k to the index vector (n_1, n_2) and (k_1, k_2) , from one dimension [0, N-1] into two dimensions $[0, N_1-1]\times[0, N_2-1]$. The selection of coefficient A_2 and B_1 depends on the relation between N_1 and N_2 . In this invention, the coefficients for Eq. (1) are employed as fol-

[0022] Case I: If N_1 and N_2 are relative prime, we choose A_2 and B₁ such that

$$A_2 = p_1 N_1$$
 and $A_2 = q_1 N_2 + 1$

$$B_1 = P_2 N_2$$
 and $B_1 = q_2 N_1 + 1$

[0023] Here, p_1 , q_1 , p_2 and q_2 are all positive integers. Then, the definition of DFT could be rewritten as Eq. (2):

$$X(k_1, k_2) = \sum_{n_2} \sum_{n_1} x(n_1, n_2) W_{N_1}^{n_1 k_1} W_{N_2}^{n_2 k_2}$$

$$= \sum_{n_2} \left\{ \sum_{n_1} x(n_1, n_2) W_{N_1}^{n_1 k_1} \right\} W_{N_2}^{n_2 k_2}$$

$$= \sum_{n_2} y(k_1, n_2) W_{N_2}^{n_2 k_2}$$
(2)

[0024] Case II: If N₁ and N₂ are not relative prime, we choose A₂=B₁=1. Then, the definition of DFT could be rewritten as Eq. (3):

$$X(k_1, k_2) = \sum_{n_2} \sum_{n_1} x(n_1, n_2) W_{N_1}^{n_1 k_1} W_{N_2}^{n_2 k_2} W_N^{n_2 k_1}$$

$$= \sum_{n_2} \left\{ W_N^{n_2 k_1} \sum_{n_1} x(n_1, n_2) W_{N_1}^{n_1 k_1} \right\} W_{N_2}^{n_2 k_2}$$

$$= \sum_{n_2} W_N^{n_2 k_1} y(k_1, n_2) W_{N_2}^{n_2 k_2}$$
(3)

[0025] Eqs. (2) and (3) imply that a larger size N-point FFT could be computed by two smaller sized N₁-point and N₂-point FFT in the first and second stages respectively. For the fixed n₂, the input data of the N₁-point FFT in the first stage are $x(n_1, n_2), n_1=0, 1, \dots, N_1-1$. The output data of the first stage correspond to this n_2 are $y(k_1, n_2), k_1=0, 1, \ldots$ N_1 -1. For the fixed k_1 , the input data of the N_2 -point FFT in the second stage are $y(k_1, n_2), n_2=0, 1, \dots, N_2-1$. The output data of the second stage correspond to this k_1 are $X(k_1, k_2)$, $k_2=0, 1, \dots, N_2-1$. The difference between Eq. (2) and (3) is that if N₁ and N₂ are not relative prime, there would have twiddle factor $\mathbf{w}_{N}^{n_{2}k_{1}}$ between the first and second stages as shown in Eq. (3).

support. *2 The Tab "In-place" means that whether the prior patents support the inplace policy to reduce the necessary memory size.
*3 The Tab "Memory" means that the necessary memory size for the real-

time application of the prior patents.
*4 The Tab "Multi-bank" means that whether the prior patent could support

the multi-bank memory structure to reduce the necessary clock rate.

[0026] Now, the present invention considers computing N_1 -point DFT in the first stage and N_2 -point DFT in the second stage for the first DFT symbol. The present invention distributes the input data into different memory banks. Suppose $N_2 \ge N_1$ and the memory bank number is N_2 , then, the input data could be distributed into N_2 memory banks by Eq. (4) to achieve memory conflict-free.

$$bank = n_1 + n_2 \mod N_2 \tag{4}$$

[0027] The key to achieve memory conflict-free is to distribute data into memory bank by Eqs. (1) and (4). Once the memory bank is selected, data need to be addressed. Any two data in the same memory bank should be mapped to different address within the range from 0 to N_1 –1. For simplicity, we choose Eq. (5) for data addressing.

$$address=n_1 \tag{5}$$

[0028] After finishing computing the first DFT symbol, the data should be outputted in order. The output index is mapped by Eq. (4). When the computed DFT symbol data are outputted in order, the input data of the second DFT symbol are also inputted in order simultaneously with the in-place policy. That is, the new input data x(i) should be put in the location of the output data y(i). For the computation of the second DFT symbol, the present invention computes it with the reverse order of the first DFT symbol. The present invention computes the N_2 -point DFT in the first stage and N_1 -point DFT in the second stage for the second DFT symbol. After finishing computing the second DFT symbol, the I/O data also adopts the in-place policy. The third DFT symbol would return to the state of the first DFT symbol.

[0029] The following, the present invention takes the 3780-point FFT as example for detailed illustration, which has been adopted for the Chinese DTV application. The decomposition order in following is only one of the candidate selections.

[0030] Since 3780=4×3×3×3×5×7, we could complete it by computing the 3-point, 4-point, 5-point and 7-point FFT respectively. Here, the data are distributed into 7 memory banks.

[0031] First, the present invention takes the decomposition order, 4, 3, 3, 3, 5 and then 7. For the first stage (4-point FFT), the decomposition equation (6) is taken.

$$\begin{cases} n = 945n_1 + 2836\tilde{n}_2 \mod 3780 & n_1, k_1 = 0, 1, 2, 3 \\ k = 945k_1 + 4\tilde{k}_2 \mod 3780 & \tilde{n}_2, \tilde{k}_2 = 0, \dots, 944 \end{cases}$$
(6)

[0032] It maps the index n to the vector (n_1, \tilde{n}_2) from [0, 3779] to [0, 3]×[0, 944] as shown in Table I

TABLE I

THE INDEX MAPPING FOR THE FIRST STAGE					
	$\mathbf{n}_1 = 0$	$\mathbf{n}_1 = 1$	$n_1 = 2$	$n_1 = 3$	
$ \tilde{n}_2 = 0 \tilde{n}_2 = 1 \tilde{n}_2 = 2 $	x[0] x[2836] x[1892]	x[945] x[1] x[2837]	x[1890] x[946] x[2]	x[2835] x[1891] x[947]	
$\tilde{n}_2 = 944$	 x[944]	x[1889]	x[2834]	x[3779]	

[0033] The data in each row of Table I are the input data of each 4-point FFT The input order is decided by the index n_1 . For example, for the row \tilde{n}_2 =1, the input order is (n_1, \tilde{n}_2)

=(0,1), (1,1), (2,1) and (3,1). They correspond to the data \times [2836], \times [1], \times [946] and \times [1891] respectively as shown in Table I.

[0034] Since the input data of each 4-point FFT has the same index \tilde{n}_2 , memory conflict could be avoided in the first stage by distributing the data into different memory banks by Eq. (7).

$$bank=n_1+x \bmod 7 \tag{7}$$

[0035] After the first stage, the original data has been divided into 4 independent groups for four 945-point FFT and correspond to k_1 =0, 1, 2 and 3 respectively.

[0036] Similarly, for the 945-point FFT, we could also decompose it in the order $945=3\times3\times3\times5\times7$ and map the index \tilde{n}_2 to the vector $(n_2, n_3, n_4, n_5, n_6)$ from [0, 944] to $[0, 2]\times[0, 2]\times[0, 4]\times[0, 6]$. By combining all the decomposition equations for each stage, the full index mapping equations for the 3780-point FFT in this decomposition order are shown in Eqs. (8) and (9). The bank selection Eq. (10) is taken for memory conflict-free. And, the addressing equation could be taken as Eq. (11).

$$n = 945n_1 + 1260n_2 + 2940n_3 + 980n_4 + 1512n_5 + 540n_6$$
 mod 3780 (8)

$$k = 945k_1 + 2380k_2 + 3360k_3 + 2520k_4 + 2268k_5 + 540k_6$$
 mod 3780 (9)

$$bank = n_1 + n_2 + n_3 + n_4 + n_5 + n_6 \mod 7 \tag{10}$$

address=
$$135n_1+45n_2+15n_3+5n_4+n_5$$
 (11)

[0037] After the first FFT symbol, the odd FFT symbol, has been computed, all the indexes \mathbf{n}_i would be transformed to \mathbf{k}_i in Eqs. (10) and (11). For the second input FFT symbol, the even FFT symbol, since the even FFT input data $\mathbf{x}_{even}[\mathbf{n}]$ should be put in the location of the odd FFT output data $\mathbf{x}_{odd}[\mathbf{k}]$ with $\mathbf{k}=\mathbf{n}$, its mapping index, memory bank and address should be determined by Eqs. (9), (10) and (11) respectively.

[0038] Now, the present invention considers how to keep memory conflict-free under this data distribution for the even FFT symbol.

[0039] For the computation of the even FFT symbol, the present invention takes the reverse decomposition order of the odd FFT symbol, $3780=7\times5\times3\times3\times3\times4$. That is, the present invention computes it in the order 7-point, 5-point, 3-point, 3-point and 4-point FFT. By the similar approach, the present invention could get the full input and output index mapping Eqs. (12) and (13) for the even FFT symbols just like Eqs. (8) and (9) for the odd FFT symbols. They map the input index n and output index k to the vector $(a_1, a_2, a_3, a_4, a_5, a_6)$ and $(b_1, b_2, b_3, b_4, b_5, b_6)$ respectively from [0, 3779] to $[0, 6]\times[0, 4]\times[0, 2]\times[0, 2]\times[0, 2]\times[0, 3]$ for the even FFT symbols.

$$n = 540a_1 + 2268a_2 + 2520a_3 + 3360a_4 + 2380a_5 + 945a_6$$
 mod 3780 (12)

$$k=540b_1+1512b_2+980b_3+2940b_4+1260b_5+945b_6$$

mod3780 (13)

[0040] Comparing the input and output index mapping equation pair (9) with (12) and (8) with (13), the present invention finds that these two equation pairs could match

perfectly with the relation, vector reverse, as shown in Eqs. (14) and (15).

$$(a_1, a_2, a_3, a_4, a_5, a_6) = (k_6, k_5, k_4, k_3, k_2, k_1)$$
 (14)

$$(n_1, n_2, n_3, n_4, n_5, n_6) = (b_6, b_5, b_4, b_3, b_2, b_1)$$
 (15)

[0041] Since the input data of the even FFT symbol $x_{even}[n]$ should be put in the location of the odd computed FFT symbol output data $X_{odd}[k]$ with k=n. Then, the present invention gets Eqs. (16) and (17) for bank selection and memory addressing for the even FFT symbol.

$$bank = a_1 + a_2 + a_3 + a_4 + a_5 + a_6 \mod 7 \tag{16}$$

address=
$$135a_6+45a_5+15a_4+5a_3+a_2$$
 (17)

[0042] Note the input mapping equation (12) and the output mapping equation (9) are the same. And, the bank selection equations (10) and (16) also keep the same. Thus the memory access would keep conflict-free for the even FFT symbol by computing it with the reverse decomposition order of the odd FFT symbol.

[0043] Furthermore, the present invention notes that the output mapping equation (13) and the input mapping equation (8) are also the same. This means that, when the third FFT input data $x_{third}[n]$ is put in the location of the even FFT output data $X_{even}[k]$ with k=n, the distribution of the third FFT input data would be the same with that being determined by Eqs. (8), (10) and (11). It returns to the state of the odd FFT symbol and we have $x_{third}[n] = x_{odd}[n]$.

[0044] From above discussion, a conflict-free variable radix FFT processor could be designed by reversing the decomposition order of the previous FFT symbol. It could support the in-place policy for both butterflies output and I/O data simultaneously.

 1^{st} and the 2^{nd} DFT symbol are both in the type I order. Then, from the previous discussion, the present invention has:

[0047] (1) the 1^{st} , 5^{th} , 6^{th} , 13^{th} , ... DFT symbols are stored in MEM_1 and computed in type I order.

[0048] (2) the 2^{nd} , 6^{th} , 10^{th} , 14^{th} , ... DFT symbols are stored in MEM_2 and computed in type I order. (3) the 3^{rd} , 7^{th} , 11^{th} , 15^{th} , ... DFT symbols are stored in MEM_1 and computed in type II order. (4) the 4^{th} , 8^{th} , 12^{th} , 16^{th} , ... DFT symbols are stored in MEM_2 and computed in type II order. [0049] For convenience, for the hardware implementation to get the index vector for data access, the present invention only shows the implement for the DFT size N=N₁N₂N₃ in FIG. 2. As shown in FIG. 2, it is consists of several accumulators A_1, A_2, \ldots, A_5 . The parameters U_1, U_2, U_3, U_4, q and r are determined by the decomposition equation (1) for each stage.

[0050] Table II is the comparison of this invention between different approaches for the real-time application for the memory-based DFT processor design. For [B4], it needs 4N words memory size and is two times of the others. This is because it doesn't adopt the in-place policy for butterflies computation and I/O data. Hence, in order to minimize the necessary memory size, the in-place policy should be adopted for both butterflies computation and I/O data. Exclusive of [B4], all of the others, only this invention and [A1] can support the mixed of any general radix and then for any size FFT. However, [A1] could not support the multi-bank memory structure without memory conflict to reduce the necessary clock rate for real-time application.

[0051] In this invention, the inventors propose the approach for memory based FFT processor design such that it could support the following three items simultaneously: (1) the in-place policy for both butterflies computation and I/O data (2) the mixed of any radix (3) the multi-bank memory structure.

TABLE II

	THE COMPARISON BETWEEN DIFFERENT APPROACH				
	[A1]	[A2] [B2] [A5]	[A3]	[A4] B[3]	This invention
Radix In-place Memory Multi-bank	All general Yes 2N words No	Fixed radix-r Yes 2N words Yes	Fixed radix-r Yes 2N words No	Radix-2/4 Yes 2N words Yes	All general Yes 2N words Yes

[0045] FIG. 1 shows the memory-based 3780-point DFT processor design block diagram. The MEM_1 and MEM_2 are two memory blocks, each block contains 7 memory banks and each bank has 540 words. The FFT_CORE contains the processing element which could process the smaller sized DFT individually. The control unit controls the data access and processing element computation. The following, the present invention describes how the DFT processor work. For convenience, the present invention denotes the decomposition and computation order as type I order: 4-point, 3-point, 3-point, 3-point, 5-point and then 7-point DFT. And, the present invention denotes the reverse order of type I as type II order: 7-point, 5-point, 3-point, 3-point, 3-point and then 4-point DFT.

[0046] Suppose the 1^{st} and the 2^{nd} DFT symbols are stored in the memory blocks MEM_1 and MEM_2 respectively. And suppose the decomposition and computation order of the

[0052] When this invention apply the proposed for the 3780-point DFT in Chinese DTV application, this invention could use only 2N words memory to achieve the system requirement, continuous data flow and in order I/O data. However, in order to achieve this, the solution [A6]-[A8] needs at least 3N words, [A9], [A11] needs at least 5N wo [A10] needs 6N words, and [B1] needs more than 3N words. Hence, for this application, if the 3780-point DFT processor is designed with this invention, the chip area could be reduced significantly than the processor which is designed with any current solution.

[0053] Although a preferred embodiment of the invention has been described for purposes of illustration, it is understood that various changes and modifications to the described embodiment can be carried out without departing from the scope of the invention as disclosed in the appended claims.

What is claimed is:

- 1. A design method of general sized memory-based FFT processor, comprising the steps of:
 - (1) Decomposing a large size FFT computation into several relative smaller sizes FFT and then transform the original index from one dimension into multi-dimension vector:
 - (2) Controlling the index vector to distribute the input data into different memory banks such that both the in-place policy for computation and the multi-bank memory for high-radix structure could be supported simultaneously without memory conflict;
 - (3) In order to keep memory conflict-free when the in-place policy is also adopted for I/O data, reverses the decompose order of FFT to satisfy the vector reverse behavior; through the steps to minimize the area and reduce the necessary clock rate.
 - **2**. A memory-based FFT/IFFT processor comprises:
 - a main memory to store data;
 - a processing element for decomposed smaller sized FFT computation;
 - a control unit to control: (1) the memory for I/O data and butterflies computation (2) the computation order of smaller sized FFT (3) the memory addressing for data access with in-place policy.
- 3. The memory-based FFT/IFFT processor as claimed in claim 2, wherein the main memory has two memory blocks MEM block1 and MEM block2, when MEM block1 is used for FFT computation, then, MEM block2 would be used for I/O data, and vice versa.
- **4**. The memory-based FFT/IFFT processor as claimed in claim **3**, wherein each of the memory blocks consists of M memory banks and the size of each bank is N/M; Wherein, N is the FFT size and M is the bank number which is determined by designer.
- 5. The memory-based FFT/IFFT processor as claimed in claim 2, wherein the processing element is designed such that it can compute the decomposed smaller sized FFT individually.
- 6. The memory-based FFT/IFFT processor as claimed in claim 2, wherein the function (1) of the control unit controls the memory blocks, which is described in claim 3, to exchange their function for FFT computation or for I/O data.
- 7. The memory-based FFT/IFFT processor as claimed in claim 2, wherein the function (2) of the control unit controls the processing element to compute the FFT symbol with smaller size FFT in the reverse decomposition order of the previous FFT symbol for the same memory block; that is, for each memory block, if the FFT symbol in one memory block

is computed in the order N_1 -point FFT, N_2 -point FFT, ..., and then N_k -point FFT, the computation order of the next FFT symbol, which is stored in this memory block, would be N_k -point FFT, $N_{(k-1)}$ -point FFT, ..., and then N_1 -point FFT.

- **8**. A memory-based FFT/IFFT processor as claimed in claim **2**, the function (3) of the control unit controls the data access with in-place policy for both the butterflies computation and the I/O data for each memory blocks.
- 9. The memory-based FFT/IFFT processor as claimed in claim 8, wherein the accessed data would appear in which memory bank is determined by the index vector (n_1, n_2, \ldots, n_k) and the equation (a_1) , where, c in Eq. (a_1) is a constant integer, the index vector is corresponding to each smaller sized FFT, N_1 -point FFT, N_2 -point FFT, . . . , and N_k -point FFT, which is described in claim 7;

$$bank=n_1+n_2+\ldots+n_k+c \bmod M.$$
 (a₁)

10. The memory-based FFT/IFFT processor as claimed in claim 8, the address of accessed data is determined by the index vector (n_1, n_2, \ldots, n_k) and equation (a_2) :

address =
$$\sum_{i=1}^{k-2} \left(\prod_{j=i+1}^{k-1} U_j \right) u_i + u_{k-1} \mod(N/M)$$
 (a₂)

Here,
$$N=N_1N_2 \dots N_k$$
 and we take $M=N_t$ is one of $\{N_1, N_2, \dots, N_k\}$. And, $\{U_1, U_2, \dots, U_{k-1}\} = \{N_1, N_2, N_{t-1}, N_{t+1}, \dots, N_k\}$, $\{u_1, u_2, \dots, u_{k-1}\} = \{n_1, n_2, \dots, n_{t-1}, n_{t+1}, \dots, n_k\}$.

11. The memory-based FFT/IFFT processor as claimed in claim 9 wherein the index vector was generated by the decompose equations (a_3) and (a_4) in each stage with $N=N_1N_2$. The input and output index are transformed by the input and output equations (a_3) and (a_4) respectively;

$$n=N_2n_1+A_2n_2 \mod N n_1, k_1=0, 1, \dots, N_1-1$$
 (a₃)

$$k=B_1k_1+N_1k_2 \mod N n_2, k_2=0, 1, \dots, N_2-1$$
 (a₄).

12. The memory-based FFT/IFFT processor as claimed in claim 10, wherein the index vector was generated by the decompose equations (a_3) and (a_4) in each stage with $N=N_1N_2$. The input and output index are transformed by the input and output equations (a_3) and (a_4) respectively;

$$n = N_2 n_1 + A_2 n_2 \bmod N n_1, k_1 = 0, 1, \dots, N_1 - 1 \tag{a_3}$$

$$k=B_1k_1+N_1k_2 \mod N n_2, k_2=0, 1, \dots, N_2-1$$
 (a₄).

* * * * *