

### (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2007/0040274 A1

Lee et al.

Feb. 22, 2007 (43) Pub. Date:

#### (54) INTERCONNECT OF GROUP III- V SEMICONDUCTOR DEVICE AND FABRICATION METHOD FOR MAKING THE SAME

(76) Inventors: Cheng-Shih Lee, Taoyuan County (TW); Edward Yi Chang, Hsinchu City (TW); Huang-Choung Chang, Miaoli County (TW)

> Correspondence Address: JIANQ CHYUN INTELLECTUAL PROPERTY **OFFICE** 7 FLOOR-1, NO. 100 **ROOSEVELT ROAD, SECTION 2** TAIPEI 100 (TW)

(21) Appl. No.: 11/164,404

Nov. 22, 2005 (22)Filed:

#### (30)Foreign Application Priority Data

Aug. 22, 2005 


#### **Publication Classification**

(51) Int. Cl. H01L 23/52 (2006.01)H01L 23/48 (2006.01)H01L 29/40 (2006.01)

(52) U.S. Cl. ...... 

#### **ABSTRACT** (57)

An interconnect of the group III-V semiconductor device and the fabrication method for making the same are described. The interconnect includes a first adhesion layer, a diffusion barrier layer for preventing the copper from diffusing, a second adhesion layer and a copper wire line. Because a stacked-layer structure of the first adhesion layer/ diffusion barrier layer/second adhesion layer is located between the copper wire line and the group III-V semiconductor device, the adhesion between the diffusion barrier layer and other materials is improved. Therefore, the yield of the device is increased.






FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 3




FIG. 4

#### INTERCONNECT OF GROUP III- V SEMICONDUCTOR DEVICE AND FABRICATION METHOD FOR MAKING THE SAME

## CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims the priority benefit of Taiwan application serial no. 94128569, filed on Aug. 22, 2005. All disclosure of the Taiwan application is incorporated herein by reference.

#### BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to an interconnect of the group III-V semiconductor device and a fabrication method for making the same, and particularly to a copper interconnect of the group III-V semiconductor device and a fabrication method for making the same.

[0004] 2. Description of the Prior Art

[0005] The conventional group III-V semiconductor devices, for example, gallium arsenide (GaAs) devices, which include hetero-junction bipolar transistor (HBT), high electron mobility transistor (HEMT) and metal-semiconductor field-effect transistor (MESFET), all use gold as the material of the metal line. However, as the line width of the metal line reduces gradually, the current density carried by the metal line increases accordingly. For the conventional metal line mainly made of gold, the resistance of the gold metal line may become higher and higher. Moreover, because the thermal conductive coefficient of gold is small, the thermal conductive property of the high speed semiconductor device is affected. If the heat cannot be transferred to outside easily, the electrical property and reliability of the device will be adversely affected as the temperature of the device rises.

#### SUMMARY OF THE INVENTION

[0006] Therefore, it is an object of the present invention to provide an interconnect of the group III-V semiconductor device to reduce the resistance of the conductive line.

[0007] It is another object of the present invention to provide a fabrication method for making an interconnect of the group III-V semiconductor device to increase the process window of the interconnect.

[0008] The present invention provides an interconnect of the group III-V semiconductor device, suitable for connecting group III-V semiconductor devices. The interconnect includes a first adhesion layer, a diffusion barrier layer, a second adhesion layer and a copper wire line. The first adhesion layer is disposed on a part of the group III-V semiconductor device. The diffusion barrier layer is disposed on the first adhesion layer. The second adhesion layer is disposed on the diffusion barrier layer. And the copper wire line is disposed on the second adhesion layer.

[0009] In one embodiment, the above group III-V semiconductor device is, for example, a hetero-junction bipolar transistor.

[0010] In one embodiment, the above copper wire line is, for example, a copper air bridge. The group III-V semicon-

ductor device using the copper air bridge is, for example, a high electron mobility transistor or a metal-semiconductor field-effect transistor.

[0011] In one embodiment, the thickness of the above diffusion barrier layer is between 100 Å to 8000 Å.

[0012] In one embodiment, the material of the above first adhesion layer and second adhesion layer is, for example, titanium, titanium tungsten alloy or chromium.

[0013] In one embodiment, the thickness of the above first adhesion layer and second adhesion layer is between 100 Å to 5000 Å.

[0014] In one embodiment, the above group III-V semi-conductor device is, for example, a gallium arsenide (GaAs) device

[0015] The interconnect of the group III-V semiconductor device of the present invention is a stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer located between the group III-V semiconductor device and the copper wire line, so that the diffusion barrier layer is ensured to be adhered to the group III-V semiconductor device, the dielectric layer and the copper wire line effectively, thus keeping the copper of the copper wire line from diffusing into the group III-V semiconductor device.

[0016] The present invention further provides a method for fabricating an interconnect of the group III-V semiconductor device, which comprises the following steps: forming an intermediate layer on a group III-V semiconductor device; defining a plurality of openings that expose a part of the group III-V semiconductor device in the intermediate layer; and forming a first adhesion layer on the exposed part of the group III-V semiconductor device; forming a diffusion barrier layer on the first adhesion layer; forming a second adhesion layer on the diffusion barrier layer; and forming a copper layer on the second adhesion layer.

[0017] In one embodiment, the above intermediate layer is a photoresist, and will be removed after the copper layer is formed on the second adhesion layer.

[0018] In one embodiment, the method for forming the above diffusion barrier layer is, for example, sputtering or E-beam evaporation.

[0019] In one embodiment, the method for forming the above first adhesion and second adhesion layer is, for example, sputtering or evaporation. The material of the first adhesion layer and the second adhesion layer is, for example, titanium, titanium tungsten alloy or chromium.

[0020] In one embodiment, the above group III-V semi-conductor device is, for example, a GaAs device. The GaAs device is, for example, a hetero-junction bipolar transistor (HBT), a high electron mobility transistor (HEMT) or a metal-semiconductor field-effect transistor (MESFET).

[0021] In one embodiment, the method for forming the copper layer on the second adhesion layer is, for example, sputtering, evaporation, copper chemical vapor deposition or chemical plating.

[0022] In one embodiment, the intermediate layer is a dielectric layer, which is made of for example, polyimide or benzocyclobutene (BCB) and the like.

[0023] The fabrication method of making an interconnect of the group III-V semiconductor device provided by the present invention is characterized in that forming a stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer at the interface between the group III-V semiconductor device and the copper wire line, so as to ensure the diffusion barrier layer adhere to the group III-V semiconductor device, the intermediate layer and the copper layer effectively, thus preventing the copper of the copper wire line from diffusing into the group III-V semiconductor device

[0024] The above objects and other objects, features or advantages of the present invention will become apparent from the preferred embodiments given hereinafter in conjunction with the accompanying figures.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0025] FIG. 1A to FIG. 1D are the cross-sectional views of the process steps for fabricating the interconnect of the group III-V semiconductor device according to Embodiment 1 of the present invention;

[0026] FIG. 2A to FIG. 2E are the cross-sectional views of the process steps for fabricating the interconnect of the group III-V semiconductor device according to Embodiment 2 of the present invention;

[0027] FIG. 3 is a schematic cross-sectional view of the interconnect of the group III-V semiconductor device according to Embodiment 3 of the present invention; and

[0028] FIG. 4 is a schematic cross-sectional view of the interconnect of the group III-V semiconductor device according to Embodiment 4 of the present invention.

#### DETAILED DESCRIPTION

#### Embodiment 1

[0029] FIG. 1A to FIG. 1D are the cross-sectional views of the process steps for fabricating the interconnect of the group III-V semiconductor device according to Embodiment 1 of the present invention. Referring to FIG. 1A, a group III-V semiconductor device is firstly provided. This group III-V semiconductor device is, for example, a GaAs device. In this embodiment, the GaAs device is a hetero-junction bipolar transistor, but the scope of this invention is not limited to this example. Alternatively, this GaAs device can also be a high electron mobility transistor, a metal-semiconductor field-effect transistor or a monolithic microwave integrated circuit in other embodiments. The hetero-junction bipolar transistor is constituted by stacking a subcollector layer 102, collector layer 104, base layer 106, emitter layer 108 and contact layer 110 sequentially on the substrate 100. The subcollector layer 102 is disposed on the substrate 100, and the subcollector layer 102 is made of, for example, n+ GaAs. The collector layer 104 is disposed on the subcollector layer 102, and the collector layer 104 is made of, for example, n- GaAs. The base layer 106 is disposed on the collector layer 104, and the base layer 106 is made of, for example, p+ GaAs. The emitter layer 108 is disposed on a part of the base layer 106, and the emitter layer 108 is made of, for example, AlGaAs. The contact layer 110 is disposed on a part of the emitter layer 108, and the contact layer 110 is made of, for example, n+GaAs.

[0030] In addition, several metal layers 112a, 112b and 112c are further disposed on the group III-V semiconductor device. The metal layers 112a and 112c adjacent to n-type GaAs (subcollector layer 102 or contact layer 110) are, for example, AuGe/Ni/Au stacked layers, while metal layer 112b adjacent to p-type GaAs (base layer 106) is, for example, the Pt/Ti/Pt/Au stacked layer.

[0031] Then, referring to FIG. 1B, a dielectric layer 114 is formed on the group III-V semiconductor device and the metal layers 112a, 112b, 112c. The dielectric layer 114 is made of, for example, silicon dioxide, silicon nitride, polyimide or benzocyclobutene and the like. After that, several openings 116, which expose the metal layer 112, are formed in the dielectric layer 114. Then, a patterned mask layer 118 is formed on the dielectric layer 114 so as to define the desired interconnect region 120 and expose the openings 116

[0032] After that, referring to FIG. 1C, a conformal adhesion layer 122, a conformal diffusion barrier layer 124 and a conformal adhesion layer 126 are sequentially formed on the patterned mask layer 118, a part of the dielectric layer 114, sidewalls of the openings 116 and the exposed metal layers 112a, 112b and 112c. The adhesion layers 122, 126are made of, for example, titanium, titanium tungsten alloy or chromium by, for example, sputtering or evaporation. The thickness of the adhesion layers 122, 126, for example, is between 100 Å to 5000 Å. The diffusion barrier layer 124 is made of, for example, Ta, TaN, W, WN<sub>x</sub>, TiWN<sub>x</sub> or Pd, by, for example, sputtering or E-beam evaporation. The thickness of the diffusion barrier layer 124 is, for example, 100 Å to 8000 Å. Subsequently, a copper layer 128 is formed on the adhesion layer 126 by, for example, sputtering, evaporation, copper chemical vapor deposition. Then, the copper layer 128 were plating to the thickness range from 200 nm to 3  $\mu$ m.

[0033] Next, referring to FIG. 1D, the patterned mask layer 118, and a part of the adhesion layer 122, a part of the diffusion barrier layer 124, a part of the adhesion layer 126 and a part of the copper layer 128 thereon are removed by using acetone, so that the copper layer 128 within the interconnect region 120 is remained, thus forming a copper wire line 128a.

[0034] The fabrication method for making an interconnect of the group III-V semiconductor device in the present invention comprises forming a stacked-layer structure of adhesion layer 122/diffusion barrier layer 124/adhesion layer 126 at the interface between the group III-V semiconductor device and the copper wire line, so as to ensure the diffusion barrier layer 124 adhere to the metal layers 112a, 112b, 112c, the dielectric layer 114 and the copper layer 128 effectively, thus preventing diffusion of the copper layer 128 into the dielectric layer 114 or metal layers 112a, 112b and 112c.

[0035] The application of the stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer in the fabrication of the interconnect of the group III-V semiconductor device will be illustrated in another embodiment.

#### Embodiment 2

[0036] FIG. 2 A to FIG. 2E are the cross-sectional views of the process steps for fabricating the interconnect of the

group III-V semiconductor device according to Embodiment 2 of the present invention. Referring to FIG. 2A, a group III-V semiconductor device 200 is firstly provided. This group III-V semiconductor device 200 is, for example, a GaAs device. In this embodiment, the GaAs device may be a hetero-junction bipolar transistor, a high electron mobility transistor, a metal-semiconductor field-effect transistor or a monolithic microwave integrated circuit. Furthermore, several metal layers 202 are disposed on the group III-V semiconductor device 200. The metal layers 202 are, for example, AuGe/Ni/Au stacked layers or Pt/Ti/Pt/Au stacked layers. Then, an intermediate layer 204 is formed on the group III-V semiconductor device 200. The intermediate layer 204 is made of a photoresist material, for example. The opening 220a, which exposes the metal layer 202, is formed in the intermediate layer 204, and the opening 220a defines a pier region in the metal layer 202 for a subsequently formed copper air bridge.

[0037] And then, referring to FIG. 2B, a conformal adhesion layer 205, a conformal diffusion barrier layer 206 and a conformal adhesion layer 207 and copper seed layer 207 are sequentially formed on the intermediate layer 204, the sidewall of the opening 220a, and the exposed group III-V semiconductor device 200. The adhesion layers 205, 207 are made of, for example, titanium, titanium tungsten alloy or chromium by, for example, sputtering or evaporation. The thickness of the adhesion layers 205, 207 is, for example, between 100 Å to 5000 Å. The diffusion barrier layer 206 is made of for example, Ta, TaN, W, WN<sub>x</sub>, TiWN<sub>x</sub> or Pd by, for example, sputtering or E-beam evaporation. The thickness of the diffusion barrier layer 206 is, for example, between 100 Å to 8000 Å.

[0038] Subsequently, referring to FIG. 2C, another intermediate layer 208 is formed over the group III-V semiconductor device. The intermediate layer 208 is made of, a photoresist material, for example. The intermediate layer 208 has an opening 220b which exposes a part of the adhesion layer 207 so as to define the location of the conductive line of the above copper air bridge.

[0039] Subsequently, referring to 2D, a copper layer 210 is formed in the openings 220a, 220b, so as to form a copper wire line. The method for forming the copper layer 210 is, for example, electrical plating. If the copper layer 210 is formed by sputtering, the collimator technique can be used at the same time so as to achieve a better orientation.

[0040] Referring to FIG. 2E, the remaining intermediate layers 204, 208, as well as a part of the adhesion layer 205, a part of the diffusion barrier layer 206, a part of the adhesion layer 207 and a part of the copper layer 207 on the intermediate layer 204 are removed by acetone, chemical etching solution and plasma, so as to form a copper air bridge 220.

[0041] A stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer is formed at the interface between the group III-V semiconductor device and the copper air bridge in the present invention, so as to ensure the diffusion barrier layer 206 adhere to the metal layer 202 and the copper layer 210 effectively, thus preventing the diffusion of the copper layer 210 into the metal layer 202.

#### Embodiment 3

[0042] FIG. 3 is a schematic cross-sectional view of the interconnect of the group III-V semiconductor device

according to Embodiment 3 of the present invention. This group III-V semiconductor device is, for example, a GaAs device. This interconnect is suitable for connecting the group III-V semiconductor device 300. In this embodiment, the group III-V semiconductor device 300 is a high electron mobility transistor, but is not limited to this. Alternatively, the group III-V semiconductor device 300 may be a heterojunction bipolar transistor, a metal-semiconductor fieldeffect transistor or a monolithic microwave integrated circuit. This high electron mobility transistor is constituted by a substrate 301, a buffer layer 302, a channel layer 304, a barrier layer 306, a gate 308, a cover layer 310, a source 312a, a drain 312b and an isolation layer 314(delete). The substrate 301 is made of, for example, GaAs. The buffer layer 302 is disposed on the substrate 301, and the buffer layer 302 is made, of for example, GaAs. The channel layer 304 is disposed on the buffer layer 302, and the channel layer 304 is made of, for example, InGaAs. The barrier layer 306 is disposed on the channel layer 304, and the barrier layer 306 is made of, for example, n-AlGaAs. The gate 308 is disposed on the barrier layer 306, and it is, for example, a T-gate. The cover layer 310 is disposed on the barrier layer 306 on both sides of the gate 308, and the source 312a and the drain 312b are disposed on the cover layer 310 on both sides of the gate 308 respectively. An isolation layer 314 can be disposed between the channel layer 304 and the barrier layer 306, and the material of the isolation layer 314 is, for example, AlGaAs.

[0043] Such interconnect includes an adhesion layer 318, a diffusion barrier layer 320, and an adhesion layer 322 as well as a copper air bridge 324. The adhesion layers 318, 322 are made of, for example, titanium, titanium tungsten alloy or chromium, with the thickness of 100 Å to 5000 Å. The diffusion barrier layer 320 is made of, for example, Ta, TaN, W, WNx, TiWNx or Pd, with the thickness of 100 Å to 8000 Å. The copper air bridge 324 is disposed on the adhesion layer 322 and a part of the substrate 301, so that the source 312a and the drain 312b are electrically connected to the substrate 301. Moreover, the interconnect structure has a space 326 full of air. Alternatively, in another embodiment, the space 326 is filled by a dielectric material and considered as an intermediate layer. If the space 326 is filled by a dielectric material, the structure 324 and 326 constitute a copper bridge.

[0044] A stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer is formed at the interface between the group III-V semiconductor device and the copper wire line (copper air bridge or copper bridge) in the present invention, so as to ensure the diffusion barrier layer adhere to the source, drain, dielectric layer and copper wire line effectively, thus preventing the diffusion of the copper interconnect into the GaAs substrate

#### Embodiment 4

[0045] FIG. 4 is a schematic cross-sectional view of the interconnect of the group III-V semiconductor device according to the present invention. This group III-V semiconductor device is, for example, a GaAs device. Referring to FIG. 4 initially, this interconnect is applicable for the group III-V semiconductor device 400. In this embodiment, the group III-V semiconductor device 400 is a metal-semiconductor field-effect transistor, but is not limited to this. Alternatively, the group III-V semiconductor device

400 may be a hetero-junction bipolar transistor, a high electron mobility transistor or a monolithic microwave integrated circuit. This group III-V semiconductor device 400 is constituted by a substrate 401, channel layer 404, gate 408, source 412a and drain 412b. The substrate 401 is made of, for example, GaAs. The channel layer 404 is disposed on the substrate 401, and the channel layer 404 is made of, for example, n-GaAs. The gate 408 is disposed on the channel layer 404, and the source 412a and the drain 412b are disposed on the channel layer 404 on both sides of the gate 408.

[0046] Such interconnect includes an adhesion layer 418, a diffusion barrier layer 420, an adhesion layer 422 and a copper air bridge 424. The adhesion layer 418 is disposed on the source 412a and the drain 412b, and the diffusion barrier layer 420 is disposed on the adhesion layer 418, and the adhesion layer 422 is disposed on the diffusion barrier layer 420. The adhesion layers 418, 422 are made of, for example, titanium, titanium tungsten alloy or chromium, with the thickness of 100 Å to 5000 Å. The diffusion barrier layer 420 is made of, for example, Ta, TaN, W, WNx, TiWNx or Pd, with the thickness of 100 Å to 8000 Å. The copper air bridge 424 is disposed on the adhesion layer 422 and a part of the substrate 401, so that the source 412a and the drain 412b are electrically connected to the substrate 401. Moreover, this interconnect structure further includes a space 426 full of air. Alternatively, in the other embodiment, the space 426 is filled by a dielectric material and considered as an intermediate laver.

[0047] A stacked-layer structure of adhesion layer/diffusion barrier layer/adhesion layer is formed at the interface between the group III-V semiconductor device and the interconnect in the present invention, so as to ensure the diffusion barrier layer adhere to the source, drain, dielectric layer and copper wire line effectively, thus keeping the copper of the copper wire line from diffusing into the source and drain.

[0048] The present invention has been disclosed above in the preferred embodiments, but is not limited to those. It is known to persons skilled in the art that some modifications and innovations may be made without departing from the spirit and scope of the present invention. Therefore, the scope of the present invention should be defined by the following claims.

What is claimed is:

- 1. An interconnect of a group III-V semiconductor device, suitable for connecting the group III-V semiconductor device, comprising:
  - a first adhesion layer disposed on a part of the group III-V semiconductor device;
  - a diffusion barrier layer disposed on the first adhesion layer;
  - a second adhesion layer disposed on the diffusion barrier layer; and
  - a copper wire line disposed on the second adhesion layer.
- 2. The interconnect of the group III-V semiconductor device according to claim 1, wherein the group III-V semiconductor device comprises a hetero-junction bipolar transistor (HBT).
- 3. The interconnect of the group III-V semiconductor device according to claim 1, wherein the copper wire line comprises a copper air bridge.
- **4.** The interconnect of the group III-V semiconductor device according to claim 1, wherein the copper wire line comprises a copper bridge.
- **5**. The interconnect of the group III-V semiconductor device according to claim 3, wherein the group III-V semiconductor device is a high electron mobility transistor (HEMT) or a metal-semiconductor field-effect transistor (MESFET).
- **6**. The interconnect of the group III-V semiconductor device according to claim 4, wherein the group III-V semiconductor device is a high electron mobility transistor (HEMT) or a metal-semiconductor field-effect transistor (MESFET).
- 7. The interconnect of the group III-V semiconductor device according to claim 1, wherein a thickness of the diffusion barrier layer is from 100 Å to 8000 Å.
- **8**. The interconnect of the group III-V semiconductor device according to claim 1, wherein a material of the first adhesion layer and the second adhesion layer comprises titanium, titanium tungsten alloy and chromium.
- **9**. The interconnect of the group III-V semiconductor device according to claim 1, wherein a thickness of the first adhesion layer and the second adhesion layer is from 100 Å to 5000 Å.
- 10. The interconnect of the group III-V semiconductor device according to claim 1, wherein the group III-V semiconductor device comprises a GaAs InP and GaN device.

\* \* \* \* \*