

# Transient Charging and Discharging Behaviors of Border Traps in the Dual-Layer HfO<sub>2</sub>/SiO<sub>2</sub> High- $\kappa$ Gate Stack Observed by Using Low-Frequency Charge Pumping Method

Wei-Hao Wu, Bing-Yue Tsui, *Senior Member, IEEE*, Mao-Chieh Chen, Yong-Tian Hou, *Member, IEEE*, Yin Jin, Hun-Jan Tao, Shih-Chang Chen, and Mong-Song Liang, *Fellow, IEEE*

**Abstract**—Transient charging and discharging of border traps in the dual-layer HfO<sub>2</sub>/SiO<sub>2</sub> high- $\kappa$  gate stack have been extensively studied by the low-frequency charge pumping method with various input pulse waveforms. It has been demonstrated that the exchange of charge carriers mainly occurs through the direct tunneling between the Si conduction band states and border traps in the HfO<sub>2</sub> high- $\kappa$  dielectric within the transient charging and discharging stages in one pulse cycle. Moreover, the transient charging and discharging behaviors could be observed in the time scale of  $10^{-8}$ – $10^{-4}$  s and well described by the charge trapping/detrapping model with dispersive capture/emission time constants used in static positive bias stress. Finally, the frequency and voltage dependencies of the border trap area density could also be transformed into the spatial and energetic distribution of border traps as a smoothed 3-D mesh profiling.

**Index Terms**—Border trap, hafnium oxide, high- $\kappa$  dielectric, low-frequency charge pumping method, transient charging effect, transient discharging effect.

## I. INTRODUCTION

AS THE MOORE'S law continues to drive the aggressive scaling of gate dielectric thickness, it is becoming increasingly clear that we are approaching the materials' limit of conventional SiO<sub>2</sub>-based ultrathin oxides [1]. In order to avoid the intolerable tunneling leakage and power consumption in the ultrathin oxides, high dielectric permittivity (high- $\kappa$ ) dielectric has been proposed to offer thicker dielectric physical thickness while maintaining the same equivalent oxide thickness (EOT) in electrical properties. Among those investigated high- $\kappa$  dielectrics, Hf-based high- $\kappa$  dielectrics (including HfO<sub>2</sub>, HfSiO, and HfSiON) have been recognized as the most promising candidates to be used in the advanced sub-45-nm technology nodes so as to extend the scaling limit. Moreover, the process

optimization, dielectric composition, gate stack structure, and reliability issues of Hf-based high- $\kappa$  dielectrics have been studied with a great intensity and variety [2]–[5]. However, it has been reported that there is plenty of preexisting bulk traps in the HfO<sub>2</sub> high- $\kappa$  dielectrics, thus leading to the critical reliability issue of threshold voltage instability induced by charge trapping and detrapping.

First, the hysteresis of capacitance–voltage curves and the  $V_t$  shift determined by static  $I_d$ – $V_g$  characteristics have been widely used to study the slow high- $\kappa$  traps from which the trapped charge carriers could not detrapp immediately [6], [7]. Then, the pulse  $I_d$ – $V_g$  technique and charge pumping method have been proposed and employed to investigate the fast high- $\kappa$  traps which could instantly capture and emit the charge carriers by tunneling through the thin interfacial oxide [8]–[10]. The tunneling model through the thin interfacial oxide is similar to that of tunneling into near-interface oxide traps in the heavily irradiated SiO<sub>2</sub> that has already been studied and proposed [11]–[16]. These near-interface oxide traps are defined as the oxide traps located near the interface that can instantly exchange charge carriers with the underlying Si substrate through direct tunneling [17], [18] and are suggested to be named as “border traps” to be distinguished from the conventional interface states and oxide traps [19]. Similarly, the detected fast high- $\kappa$  traps by the charge pumping method measured at low frequencies could also be defined as the preexisting high- $\kappa$  traps located near the high- $\kappa$ /SiO<sub>2</sub> interface that can instantly exchange charge carriers with the underlying Si substrate through direct tunneling, and be called the border traps in the high- $\kappa$  dielectrics to be distinguished from other fast high- $\kappa$  traps (which have not been detected, depending on the measurement frequency [19]). This low-frequency charge pumping method has been demonstrated as an effective tool to determine the bulk trap density and trap generation rate in the high- $\kappa$  dielectric [20], and the initial high- $\kappa$  bulk trap density is highly associated with the reliability and yield issues from the viewpoint of dielectric breakdown [21]. The correlation between the stress-induced leakage current and high- $\kappa$  bulk trap density has been shown in good agreement to evaluate the time-to-breakdown  $t_{BD}$  in time-dependent dielectric breakdown tests [22], [23]. Furthermore, the charge pumping method with varying frequency has also been used to profile the spatial

Manuscript received September 19, 2006; revised January 15, 2007. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC 95-2221-E-009-302-MY3. The review of this paper was arranged by Editor G. Groeseneken.

W.-H. Wu and B.-Y. Tsui are with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: bytsui@mail.nctu.edu.tw).

M.-C. Chen, retired, was with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

Y.-T. Hou, Y. Jin, H.-J. Tao, S.-C. Chen, and M.-S. Liang are with Taiwan Semiconductor Manufacturing Company, Hsinchu 300, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TED.2007.895864




Fig. 1. System setup of the charge pumping method. The gate of an NMOS device is connected to a pulse generator, and a reverse bias voltage  $V_r$  is applied to the source and drain, while the charge pumping current  $I_{cp}$  is measured at the grounded substrate.

distribution of trapping centers and to determine the trap generation location in the high- $\kappa$ /oxide gate stack [24], [25].

In this paper, the transient charging and discharging behaviors of the border traps in the  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack have been extensively studied by the low-frequency charge pumping method with various input pulse waveforms. Furthermore, an elastic direct tunneling model through trapezoidal potential barriers has been proposed to profile the spatial and energetic distribution of the border traps in the  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack as a smoothed 3-D mesh surface profiling.

## II. EXPERIMENT AND ANALYSIS METHOD

NMOS devices with poly-Si/TaC/ $\text{HfO}_2/\text{SiO}_2/\text{p-Si}$  high- $\kappa$  gate stack were fabricated using the conventional CMOS process technology. The thin interfacial oxide  $\text{SiO}_2$  ( $\sim 1.0$  nm) was thermally grown on 300-mm p-type silicon wafers, followed by the deposition of  $\text{HfO}_2$  ( $\sim 3.2$  nm) high- $\kappa$  gate dielectric using atomic layer deposition technique. Then, an n-type metal gate electrode TaC ( $\Phi_m \sim 4.3$  eV on  $\text{HfO}_2$  [26]) was deposited using physical vapor deposition method, and the poly-Si gate served as the capping layer to ensure the process compatibility. Finally, the high- $\kappa$  gate stack was patterned using lithography and dry etching technologies, and the EOT of the above  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack was extracted as 1.77 nm by using the  $C-V$  simulation program which has taken the quantum effect into consideration [27].

An extension of the well-known charge pumping method to low frequencies has been employed to distinguish the border traps in the  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack from the conventional interface states at the  $\text{SiO}_2/\text{Si}$  interface. Fig. 1 shows the measurement system setup of the charge pumping method. The gate of an NMOS device is connected to a pulse generator, and a reverse bias voltage ( $V_r = 50$  mV) is applied to the source and drain, while the charge pumping current  $I_{cp}$  is measured at the grounded substrate. By applying a series of input pulse waveforms with various frequencies to the gate, the charge pumping current due to the contributions from both the interface states and border traps could be measured at the substrate.




Fig. 2. Charge pumping current  $I_{cp}$  of the poly-Si/TaC/ $\text{HfO}_2/\text{SiO}_2/\text{p-Si}$  high- $\kappa$  gate stack with EOT = 1.77 nm as a function of peak level voltage  $V_{peak}$  at various frequencies.

Then, each of the individual contributions could be separated by analyzing the recombined trapped charge density per cycle as a function of the frequency of input pulse waveform. If there is no contribution from the border traps, the recombined trapped charge density per cycle would be constant over a wide frequency range. However, in the presence of border traps, the recombined trapped charge density per cycle would increase with the decreasing frequency due to the longer time for charge carriers to exchange between the interface states and border traps located spatially near the interface. In this paper, the low-frequency charge pumping method with various input pulse waveform parameters has been employed to study the transient charging and discharging behaviors of border traps, the related tunneling physical model, and the spatial and energetic distribution of border traps in the dual-layer  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack.

## III. RESULTS AND DISCUSSION

### A. Low-Frequency Charge Pumping Results

Fig. 2 shows the charge pumping current  $I_{cp}$  of the high- $\kappa$  NMOS device as a function of peak level voltage  $V_{peak}$  at various frequencies. As can be seen, different  $I_{cp}$  curves could be observed at high and low frequencies. At low frequencies, the  $I_{cp}$  continued to increase exponentially with the increasing peak level voltage, and this particular phenomenon could not be seen in typical  $\text{SiO}_2$  and  $\text{SiON}$  ultrathin oxides. Fig. 3 shows the trapped charge density  $N_t$  of the dual-layer  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack as a function of peak level voltage  $V_{peak}$  at frequencies ranging from 1 k to 1 MHz, and the inset illustrates the definition of input pulse waveform parameters such as the peak and base level voltages, pulse period, pulse width, and rise/fall time. The typical pulse waveform parameters are illustrated as follows if not specified: Duty cycle is 50%, rise time and fall time are both 100 ns, and peak and base level voltages are +2.0 and  $-1.0$  V, respectively. The  $N_t$  detected at a specific frequency is calculated as

$$N_t = I_{cp}/qfA_G \quad (1)$$




Fig. 3. Trapped charge density  $N_t$  of the dual-layer  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack as a function of peak level voltage  $V_{\text{peak}}$  at various frequencies. The inset illustrates the definition of input pulse waveform parameters.

where  $I_{\text{CP}}$  is the charge pumping current measured at the substrate,  $q$  is the fundamental electron charge,  $f$  is the frequency of input pulse waveform, and  $A_G$  is the gate area. As compared to the  $N_t$  measured at  $f = 1$  MHz (which is believed to mainly stand for the interface state density  $N_{\text{it}}$ ), the additional  $N_t$  at lower frequencies are attributed to the contributions from the preexisting bulk traps in the  $\text{HfO}_2$  high- $\kappa$  dielectric since the amount of oxide traps should be negligible in the well-fabricated thermally grown interfacial oxide [8], [9]. Moreover, it was found that these border traps could not be detected anymore in the  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack with the same  $\text{HfO}_2$  high- $\kappa$  dielectric ( $\sim 3.2$  nm) but thicker interfacial oxide ( $\sim 1.6$  nm), or in the  $\text{HfSiON}/\text{SiO}_2$  high- $\kappa$  gate stack with the optimized  $\text{HfSiON}$  high- $\kappa$  dielectric ( $\sim 3.5$  nm) and the same interfacial oxide ( $\sim 1.0$  nm). It appears that the preexisting high- $\kappa$  bulk traps located near the  $\text{HfO}_2/\text{SiO}_2$  interface or called border traps could instantly exchange charge carriers with the underlying Si substrate if the interfacial oxide is thin enough for these charge carriers to tunnel through within the given pulse cycle. In addition, the  $N_t$  increased exponentially with the decreasing frequency and increasing peak level voltage, and these findings are consistent to those of tunneling into and from the near-interface oxide traps in heavily irradiated thermal oxides  $\text{SiO}_2$  [15]–[18].

**B. Transient Charging and Discharging Behaviors**

Fig. 4 shows the trapped charge density  $N_t$  as a function of the rise/fall time ( $T_r/T_f$ ) of input pulse waveform at various frequencies ( $f = 1$  k, 10 k, 100 k, and 1 MHz). The  $N_t$  remained constant even with a great variety of  $T_r/T_f$  ranging from 2 ns to 1  $\mu\text{s}$  except the one measured at  $f = 1$  MHz. Since the  $T_r/T_f$  is highly associated with the scanned energy range of interface states in the Si forbidden bandgap [28] and the  $N_t$  at low frequencies are almost independent of  $T_r/T_f$ , the injected channel electrons from the Si conduction band states may directly tunnel into and out from the border traps in the  $\text{HfO}_2$  high- $\kappa$  dielectric within the durations of transient charging ( $V_{\text{peak}}$ , ON state) and discharging ( $V_{\text{base}}$ , OFF state) stages, respectively. This may also eliminate the possibility of




Fig. 4. Trapped charge density  $N_t$  as a function of the rise/fall time ( $T_r/T_f$ ) of input pulse waveform at various frequencies (1 k, 10 k, 100 k, and 1 MHz).  $T_r/T_f$  is highly associated with the scanned energy range of interface states in the Si forbidden bandgap.




Fig. 5. Trapped charge density  $N_t$  as a function of the base level voltage  $V_{\text{base}}$  of input pulse waveform at various frequencies (1 k, 10 k, 100 k, and 1 MHz). The negative bias voltage of  $V_{\text{base}}$  plays a significant role to pull out the trapped charge carriers in the transient discharging stage.

two-step capture and emission process (in which an efficient thermal Shockley–Read–Hall capture into an interface trap is followed by a trap-to-trap tunneling transition and vice versa [29]). Fig. 5 shows the trapped charge density  $N_t$  as a function of the base level voltage  $V_{\text{base}}$  of input pulse waveform at various frequencies. When the negative  $V_{\text{base}}$  increased, the  $N_t$  at low frequencies grew gradually and eventually became saturated. Also note that the  $N_t$  at various frequencies are almost identical at  $V_{\text{base}} = 0 \sim -0.2$  V. It suggests that the negative bias voltage of  $V_{\text{base}}$  plays a significant role to pull out the trapped electrons from the border traps in the transient discharging stage. Fig. 6 shows the trapped charge density  $N_t$  as a function of the duty cycle of input pulse waveform at various frequencies. Similar to the capture and emission of the interface states, the transient charging and discharging of border traps should both occur within one pulse cycle to constitute the recombination charge pumping current. With very small ( $\sim 0\%$ ) or very large ( $\sim 100\%$ ) duty cycles, the charge carriers may not have enough time to tunnel into or out from the border traps in the  $\text{HfO}_2$  high- $\kappa$  dielectric, and only the interface states that can exchange charge carriers in a very short time could be observed




Fig. 6. Trapped charge density  $N_t$  as a function of the duty cycle of input pulse waveform at various frequencies (1 k, 10 k, 100 k, and 1 MHz). Symmetric transient charging and discharging behaviors could be observed at very small and very large duty cycles.




Fig. 7. Trapped charge density  $N_t$  as a function of transient charging time at various peak level voltages  $V_{\text{peak}}$  by changing the on time of input pulse waveform at  $f = 10$  kHz. Symbols are measurement data, dotted line is the interface state density, and solid lines are the model fitting results.

as the one measured at  $f = 1$  MHz. In addition, symmetric transient charging and discharging behaviors could also be clearly observed at very small and very large duty cycles, therefore suggesting equal forward and reverse tunneling time constants.

Fig. 7 shows the trapped charge density  $N_t$  as a function of transient charging time at various peak level voltages  $V_{\text{peak}}$  by changing the on time within one pulse cycle at  $f = 10$  kHz. The  $N_t$  began to increase rapidly at the transient charging time  $\sim 10^{-7}$  s in a power law relation and eventually became saturated except the one with  $V_{\text{peak}} = +0.5$  V where only the interface states were observed, thus implying that the transient charging effect may occur within 50–100 ns. Symbols are measurement data, dotted line is the interface state density, and solid lines are the model fitting results using the charge trapping model with dispersive capture time constants [30], [31]

$$N_t(t) = N_{\text{bt}}(t) + N_{\text{it}} = N_{\text{bt},0} [1 - \exp(-t/\tau)^\beta] + N_{\text{it}} \quad (2)$$

where  $t$  is the transient charging time,  $N_{\text{bt}}(t)$  is the detected border trap area density ( $\text{cm}^{-2}$ ) as a function of transient




Fig. 8. Trapped charge density  $N_t$  as a function of transient discharging time at various peak level voltages  $V_{\text{peak}}$  by changing the off time of input pulse waveform at  $f = 10$  kHz. Symbols are measurement data, dotted line is the interface state density, and solid lines are the model fitting results.

charging time,  $N_{\text{it}}$  is the interface state density,  $N_{\text{bt},0}$  is the pre-existing border trap area density in the  $\text{HfO}_2$  high- $\kappa$  dielectric,  $\tau$  is the capture time constant, and  $\beta$  is the distribution factor of capture time constant ( $\beta = 1$  for  $\text{SiO}_2$ ). Although the  $N_{\text{bt},0}$  and  $\tau$  vary, the  $\beta$  is  $\sim 0.32$  for various  $V_{\text{peak}}$ , and this also confirms that the border traps in the  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack should be spatially located at the bulk layer of  $\text{HfO}_2$  high- $\kappa$  dielectric, not at the  $\text{SiO}_2$  interfacial oxide. Fig. 8 shows the trapped charge density  $N_t$  as a function of transient discharging time at various peak level voltages  $V_{\text{peak}}$  by changing the off time within one pulse cycle at  $f = 10$  kHz. Similar to the transient charging behavior, transient discharging behavior could also be well described by the same charge detrapping model with dispersive emission time constants. The  $N_{\text{bt},0}$  and  $\tau$  of transient discharging behavior are near to those of transient charging behavior, and the  $\beta$  is also  $\sim 0.32$ . Basically, the distribution factor  $\beta$  is a measure of the distribution width of capture/emission time constants, and these widely distributed capture/emission time constants could be attributed to the different tunneling distance from the Si substrate surface to those localized border traps in the high- $\kappa$  bulk layer. This could be further explained by considering the exponential relationship between the tunneling time constant and tunneling distance in typical direct tunneling model. In addition, the previous studies about slow high- $\kappa$  traps by using positive bias temperature instability stress and static  $I_d$ - $V_g$  characteristics [31] also exhibited the same  $\beta$  ( $\sim 0.32$ ) value. Therefore, we could conclude that the slow and fast high- $\kappa$  traps in the  $\text{HfO}_2$  bulk layer may have similar spatial trap distribution and that the slow high- $\kappa$  traps might be identical to the fast high- $\kappa$  traps in properties but just located deeper inside. In other words, the slow and fast high- $\kappa$  traps may only differ from the electrical response time, presumably due to their different spatial locations from the Si substrate surface.

### C. Spatial and Energetic Distribution of Border Traps

Fig. 9 shows the detected border trap area density  $N_{\text{bt}}$  as a function of the frequency of input pulse waveform at various




Fig. 9. Border trap area density  $N_{bt}$  of the dual-layer HfO<sub>2</sub>/SiO<sub>2</sub> high- $\kappa$  gate stack as a function of the frequency of input pulse waveform at various peak level voltages  $V_{peak}$ . As can be seen,  $N_{bt}$  increased exponentially with the decreasing frequency and increasing peak level voltage.




Fig. 10. Schematic band diagram of the dual-layer HfO<sub>2</sub>/SiO<sub>2</sub> high- $\kappa$  gate stack biased in the strong inversion region with the illustrations of tunneling distance and carrier energy coordinates. The model parameters are also given in the inset.

peak level voltages  $V_{peak}$  by transforming the frequency and voltage dependencies in Fig. 3. These frequency and voltage dependencies of  $N_{bt}$  could also be transformed into the relations of tunneling distance from the Si substrate surface and trap energy depth from the HfO<sub>2</sub> conduction band edge, respectively. Fig. 10 shows the schematic band diagram of the TaC/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si NMOS device biased in the strong inversion region with the illustrations of tunneling distance and carrier energy coordinates. If the transient charging and discharging of border traps mainly occur at the Si conduction band edge through direct tunneling and these border traps are widely distributed over a defect band in the HfO<sub>2</sub> high- $\kappa$  dielectric [8], the  $N_{bt}$  could be regarded as the equivalent border trap area density  $D_{bt}$  at one specific energy level ( $\text{cm}^{-2} \cdot \text{eV}^{-1}$ ), which is the integration of border trap volume density  $\rho_{bt}$  ( $\text{cm}^{-3} \cdot \text{eV}^{-1}$ ) from the base oxide thickness  $x_1$

to the maximum tunneling distance  $x_{max}$  in the HfO<sub>2</sub> high- $\kappa$  dielectric since there should be negligible border traps in the thermally grown interfacial oxide SiO<sub>2</sub>

$$N_{bt} \sim D_{bt} = \int_{x_1}^{x_{max}} \rho_{bt}(x, E_t) dx. \quad (3)$$

The trap energy depth  $E_t$  from the HfO<sub>2</sub> conduction band edge could be approximately obtained at various peak level voltages if the two-band structure (SiO<sub>2</sub> and HfO<sub>2</sub>) with trapezoidal potential barriers has been considered

$$E_t(x, \varepsilon) = q\phi_{c2} - q\varepsilon_1 x_1 - q\varepsilon_2(x - x_1) \quad (4)$$

where  $\phi_{c2}$  (1.9 eV) is the conduction band offset of HfO<sub>2</sub> [32],  $\varepsilon_1$  and  $\varepsilon_2$  are the electric fields in the SiO<sub>2</sub> and HfO<sub>2</sub> dielectrics, and  $x_1$  is the base oxide thickness (1.0 nm). If the tunneling transition is an elastic direct tunneling process with symmetric forward and reverse tunneling time constants, the tunneling time constants between the available Si conduction band states and localized border traps should be equal to or less than  $1/2f$  if the duty cycle is 50%

$$\frac{1}{2f} = \tau_0 \exp \left( 2 \int_0^{x_1} \frac{\sqrt{2m_1^* (q\phi_{c1} - q\varepsilon_1 x')}}{\hbar} dx' + 2 \int_{x_1}^x \frac{\sqrt{2m_2^* E_t(x', \varepsilon)}}{\hbar} dx' \right) \quad (5)$$

where  $f$  is the frequency,  $\tau_0$  is the preexponential factor ( $\sim 10^{-10}$  s) that is relatively insensitive to the tunneling distance and trap energy depth [33],  $\hbar$  is the reduced Planck constant,  $\phi_{c1}$  (3.1 eV) is the conduction band offset of SiO<sub>2</sub>, and  $m_1^*$  (0.42  $m_0$ ) and  $m_2^*$  (0.18  $m_0$ ) are the effective mass of electrons in the SiO<sub>2</sub> and HfO<sub>2</sub> dielectrics [12], [32]. Then, the maximum tunneling distance  $x_{max}$  that can be reached during the given pulse cycle could be extracted from (5) with the above physical model parameters. As concerning about the spatial location of border traps, there is a controversy over the effective probing depth into the high- $\kappa$ /oxide gate stack. Some researchers claim that the low-frequency charge pumping method is capable of probing into the high- $\kappa$  dielectric [8], [9], [20]–[23], but others claim that this method could only probe within the interfacial oxide [24], [25]. This debate has been discussed in detail from the viewpoint of the preexponential factor  $\tau_0$ , and reasonable comments have been made on the tunneling mechanism and effective probing depth [34]. Finally, the spatial and energetic distribution of the border trap volume density  $\rho_{bt}$  could be obtained as follows:

$$\rho_{bt}(x, E_t) = \frac{-2\sqrt{2m_2^* E_t(x, \varepsilon)}}{\hbar} \frac{dN_{bt}}{d \ln(f)}. \quad (6)$$

Fig. 11 shows the spatial and energetic distribution of the border trap volume density  $\rho_{bt}$  ( $\sim 10^{17}$ – $10^{19}$   $\text{cm}^{-3} \cdot \text{eV}^{-1}$ ) in the dual-layer HfO<sub>2</sub>/SiO<sub>2</sub> high- $\kappa$  gate stack. Symbols are model-extracted data points, and 3-D mesh is the smoothed surface




Fig. 11. Spatial and energetic distribution of border trap volume density  $\rho_{bt}$  in the dual-layer  $\text{HfO}_2/\text{SiO}_2$  high- $\kappa$  gate stack. Symbols are model-extracted data points, and 3-D mesh is the smoothed surface profiling of these points.

profiling of these points. The border trap volume density here should be regarded as the effective trapped charge density in the border traps since the dynamics of charge trapping and detrapping might be significant to the filling factor of these border traps. As the tunneling distance reached the  $\text{HfO}_2$  high- $\kappa$  dielectric ( $x > 1.0$  nm), the  $\rho_{bt}$  began to increase gradually and eventually became saturated. Moreover, the  $\rho_{bt}$  increased exponentially with the decreasing trap energy depth  $E_t$ , and the variation of the  $\rho_{bt}$  seems to be less sensitive to the tunneling distance. These results suggest that most of the preexisting high- $\kappa$  border traps are located in the  $\text{HfO}_2$  bulk layer and that considerable parts of these border traps are positioned at the shallow energy levels.

#### IV. CONCLUSION

Low-frequency charge pumping method has been demonstrated as a powerful tool to measure the preexisting high- $\kappa$  traps located near the  $\text{HfO}_2/\text{SiO}_2$  interface or called border traps, which can instantly exchange charge carriers with the underlying Si substrate through direct tunneling. By varying the frequency, rise/fall time, peak and base level voltages, and duty cycle of input pulse waveforms, we will have a deep insight into the transient charging and discharging characteristics in high- $\kappa$ /oxide gate stacks. These findings include the following points: 1) Transient charging and discharging stages occur during the on and off times within one pulse cycle (not at the transition times), respectively; 2) transient charging and discharging of border traps must both occur to constitute the charge pumping current; 3) symmetric transient charging and discharging behaviors imply the elastic direct tunneling between the localized border traps and available conduction band states; and 4) the same  $\beta$  value ( $\sim 0.32$ ) suggests similar spatial distribution of slow and fast high- $\kappa$  traps. In addition, the transient charging and discharging behaviors of border traps could be analyzed as a function of time in the time scale of  $10^{-8}$ – $10^{-4}$  s, and this method is much faster than the known pulse  $I_d$ - $V_g$  technique ( $\sim 1$ – $10$   $\mu\text{s}$ ). Finally, based on an elastic

direct tunneling model with trapezoidal potential barriers, the spatial and energetic distribution of the effective trapped charge density in the border traps could be profiled as a smoothed 3-D mesh.

#### REFERENCES

- [1] Y. C. Yeo, T. J. King, and C. Hu, "MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 1027–1035, Apr. 2003.
- [2] J. C. Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. Choi, and M. Abkar, "High- $\kappa$  dielectrics and MOSFET characteristics," in *IEDM Tech. Dig.*, 2003, pp. 95–98.
- [3] T. Watanabe, M. Takayanagi, K. Kojima, K. Sekine, H. Yamasaki, K. Eguchi, K. Ishimaru, and H. Ishiuchi, "Impact of Hf concentration on performance and reliability for  $\text{HfSiON}$ -CMOSFET," in *IEDM Tech. Dig.*, 2004, pp. 507–510.
- [4] C. Choi, C. S. Kang, C. Y. Kang, R. Choi, H. J. Cho, Y. H. Kim, S. J. Rhee, M. Abkar, and J. C. Lee, "The effects on nitrogen and silicon profile on high- $\kappa$  MOSFET performance and bias temperature instability," in *VLSI Symp. Tech. Dig.*, 2004, pp. 214–215.
- [5] A. S. Oates, "Reliability issues for high- $\kappa$  gate dielectrics," in *IEDM Tech. Dig.*, 2003, pp. 923–926.
- [6] W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, "Charge trapping in ultrathin hafnium oxide," *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 597–599, Oct. 2002.
- [7] K. Onishi, R. Choi, C. S. Kang, H. J. Cho, Y. H. Kim, R. E. Nieh, J. Han, S. A. Krishnan, M. S. Akbar, and J. C. Lee, "Bias-temperature instabilities of poly-silicon gate  $\text{HfO}_2$  MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 6, pp. 1517–1524, Jun. 2003.
- [8] A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, "Characterization of the  $V_t$ -instability in  $\text{SiO}_2/\text{HfO}_2$  gate dielectrics," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2003, pp. 41–45.
- [9] L. Pantisano, E. Cartier, A. Kerber, R. Degraeve, M. Lorenzini, M. Rosmeulen, G. Groeseneken, and H. E. Maes, "Dynamics of threshold voltage instability in stacked high- $\kappa$  dielectrics: Role of the interfacial oxide," in *VLSI Symp. Tech. Dig.*, 2003, pp. 163–164.
- [10] C. Leroux, J. Mitard, G. Ghibaudo, X. Garros, G. Reimbold, B. Guillaumont, and F. Martin, "Characterization and modeling of hysteresis phenomenon in high- $\kappa$  dielectrics," in *IEDM Tech. Dig.*, 2004, pp. 737–740.
- [11] F. P. Heiman and G. Warfield, "The effects of oxide traps on the MOS capacitance," *IEEE Trans. Electron Devices*, vol. ED-12, no. 4, pp. 167–178, Apr. 1965.
- [12] I. Lundstrom and C. Svensson, "Tunneling to traps in insulators," *J. Appl. Phys.*, vol. 43, no. 12, pp. 5045–5047, Dec. 1972.
- [13] H. Lakhdari, D. Vuillaume, and J. C. Bourgoin, "Spatial and energetic distribution of Si-SiO<sub>2</sub> near-interface states," *Phys. Rev. B, Condens. Matter*, vol. 38, no. 18, pp. 13124–13132, Dec. 1988.
- [14] T. L. Tewksbury and H. S. Lee, "Characterization, modeling, and minimization of transient threshold voltage shifts in MOSFETs," *IEEE J. Solid-State Circuits*, vol. 29, no. 3, pp. 239–252, Mar. 1994.
- [15] Y. Maneglia and D. Bauza, "Extraction of slow oxide trap concentration profiles in metal-oxide-semiconductor transistors using the charge pumping method," *J. Appl. Phys.*, vol. 79, no. 8, pp. 4187–4192, Apr. 1996.
- [16] D. Bauza and Y. Maneglia, "In-depth exploration of Si-SiO<sub>2</sub> interface traps in MOS transistors using the charge pumping technique," *IEEE Trans. Electron Devices*, vol. 44, no. 12, pp. 2262–2266, Dec. 1997.
- [17] R. E. Paulsen, R. R. Siergiej, M. L. French, and M. H. White, "Observation of near-interface oxide traps with charge pumping technique," *IEEE Electron Device Lett.*, vol. 13, no. 12, pp. 627–629, Dec. 1992.
- [18] R. E. Paulsen and M. H. White, "Theory and application of charge pumping for the characterization of Si-SiO<sub>2</sub> interface and near-interface oxide traps," *IEEE Trans. Electron Devices*, vol. 41, no. 7, pp. 1213–1216, Jul. 1994.
- [19] D. M. Fleetwood, P. S. Winokur, R. A. Reber, Jr., T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, and L. C. Riewe, "Effects of oxide traps, interface traps, and border traps on metal-oxide-semiconductor devices," *J. Appl. Phys.*, vol. 73, no. 10, pp. 5058–5074, May 1993.
- [20] R. Degraeve, F. Crupi, D. H. Kwak, and G. Groeseneken, "On the defect generation and low voltage extrapolation of  $Q_{BD}$  in  $\text{SiO}_2/\text{HfO}_2$  stacks," in *VLSI Symp. Tech. Dig.*, 2004, pp. 140–141.

- [21] R. Degraeve, A. Kerber, P. Roussel, E. Cartier, T. Kauerauf, L. Pantisano, and G. Groeseneken, "Effect of bulk trap density on HfO<sub>2</sub> reliability and yield," in *IEDM Tech. Dig.*, 2003, pp. 935–938.
- [22] F. Crupi, R. Degraeve, A. Kerber, D. H. Kwak, and G. Groeseneken, "Correlation between stress-induced leakage current (SILC) and the HfO<sub>2</sub> bulk trap density in a SiO<sub>2</sub>/HfO<sub>2</sub> stack," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2004, pp. 181–187.
- [23] R. Degraeve, T. Kauerauf, M. Cho, M. Zahid, L.-A. Ragnarsson, D. P. Brunco, B. Kaczer, P. Roussel, S. De Gendt, and G. Groeseneken, "Degradation and breakdown of 0.9 nm EOT SiO<sub>2</sub>/ALD HfO<sub>2</sub>/metal gate stacks under positive constant voltage stress," in *IEDM Tech. Dig.*, 2005, pp. 408–411.
- [24] D. Heh, C. D. Young, G. A. Brown, P. Y. Hung, A. Diebold, and G. Bersuker, "Spatial distribution of trapping centers in HfO<sub>2</sub>/SiO<sub>2</sub> gate stacks," *Appl. Phys. Lett.*, vol. 88, no. 15, p. 152907, Apr. 2006.
- [25] C. D. Young, D. Heh, S. V. Nadkarni, R. Choi, J. J. Peterson, J. Barnett, B. H. Lee, and G. Bersuker, "Electron trap generation in high- $\kappa$  gate stacks by constant voltage stress," *IEEE Trans. Device Mater. Rel.*, vol. 6, no. 2, pp. 123–131, Jun. 2006.
- [26] Y. T. Hou, F. Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen, and M. S. Liang, "High performance tantalum carbide metal gate stacks for nMOSFET application," in *IEDM Tech. Dig.*, 2005, pp. 31–34.
- [27] J. R. Hauser and K. Ahmed, "Characterization of ultrathin oxides using electrical  $C-V$  and  $I-V$  measurements," in *Proc. AIP Conf. Characterization and Metrology for ULSI Technol.*, 1998, vol. 449, pp. 235–239.
- [28] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. De Keersmaecker, "A reliable approach to charge pumping measurements in MOS transistors," *IEEE Trans. Electron Devices*, vol. ED-31, no. 1, pp. 42–53, Jan. 1984.
- [29] H. S. Fu and C. T. Sah, "Theory and experiments on surface  $1/f$  noise," *IEEE Trans. Electron Devices*, vol. ED-19, no. 2, pp. 273–285, Feb. 1972.
- [30] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping in high- $\kappa$  gate dielectric stacks," in *IEDM Tech. Dig.*, 2002, pp. 517–520.
- [31] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks," *J. Appl. Phys.*, vol. 93, no. 11, pp. 9298–9303, Jun. 2003.
- [32] Y. T. Hou, M. F. Li, H. Y. Yu, Y. Jin, and D. L. Kwong, "Quantum tunneling and scalability of HfO<sub>2</sub> and HfAlO gate stacks," in *IEDM Tech. Dig.*, 2002, pp. 731–734.
- [33] S. Christensson, I. Lundstrom, and C. Svensson, "Low frequency noise in MOS transistors," *Solid State Electron.*, vol. 11, no. 9, pp. 797–812, Sep. 1968.
- [34] Y. Wang, V. Lee, and K. P. Cheung, "Frequency dependent charge pumping: How deep does it probe?" in *IEDM Tech. Dig.*, 2006, pp. 1–4. section 29.6.




**Bing-Yue Tsui** (S'87–M'93–SM'01) was born in Chiayi, Taiwan, R.O.C., in 1963. He received the B.S., M.S., and Ph.D. degrees from the National Chiao Tung University, Hsinchu, Taiwan, in 1985, 1987, and 1992, respectively, all in electrical engineering.

In October 1992, he was with the Electronics Research and Service Organization, Industrial Technology Research Institute (ERSO/ITRI), Hsinchu. From 1992 to 1994, he worked on 0.5- $\mu\text{m}$  /16-Mb DRAM process integration. In 1995, he led the submicrometer device technology group to develop subquarter-micrometer MOSFETs. In 1997, he was the Project Leader and Section Manager of etching technology. In 1998, he led the Etching and Process Integration Department to develop the deep submicrometer Al-interconnect and Cu/low  $\kappa$  interconnect technologies. Currently, he is a Professor at the National Chiao Tung University. He is currently interested in the metal gate/high- $\kappa$  dielectric technologies, nanoscale Si devices, and carbon nanotube devices. He has authored or coauthored of more than 50 journal papers and 70 conference papers. He is the holder of more than 30 Taiwan, R.O.C., U.S., and Japan patents.

Dr. Tsui is a member of Phi Tau Phi, and his name is listed in *Who is Who in the World*, *Who is Who in Finance and Industry*, *Who is Who in Science and Engineering*, and *Who is Who in Asia and the Pacific Nations*. He was awarded the Research Paper Award by the Industrial Technology Research Institute and the Outstanding Young Electrical Engineer by the Institute of Chinese Engineer, both in 1998.

**Mao-Chieh Chen** was born in Tainan Hsien, Taiwan, R.O.C. He received the B.S. degree from the National Taiwan University, Taipei, Taiwan, in 1961, the M.S. degree from the National Chiao Tung University, Hsinchu, Taiwan, in 1963, and the Ph.D. degree from Carnegie-Mellon University, Pittsburgh, PA, in 1969, all in electrical engineering.

In 1969, he joined the General Motors Research Laboratories, Warren, MI, where his work had been concerned with research and development of semiconductor devices. In 1973, he was appointed as a Professor in the Department of Material Science and Engineering, National Tsing Hua University. In 1974, he joined the faculty of the National Chiao Tung University as a Professor in the Department of Electronics Engineering. He was interested in the studies of CVD tungsten, CVD copper, and material issues in Cu interconnections, as well as silicides relevant to VLSI applications. In addition, he also served as a Visiting Scientist with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, from 1977 to 1978, and the Microelectronic Center of North Carolina, Research Triangle Park, NC, from 1985 to 1986. He is now retired as an Emeritus Professor of Department of Electronics Engineering, National Chiao Tung University.



**Wei-Hao Wu** was born in Taipei, Taiwan, R.O.C., in 1977. He received the B.S. and Ph.D. degrees from the National Chiao Tung University, Hsinchu, Taiwan, in 2000 and 2006, respectively, both in electronics engineering.

In 2006, he joined the Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, where he is currently in the Department of Technology Reliability Physics. His research interests include negative-bias temperature instability (NBTI) in sub-


65-nm PMOS devices, charge trapping and detrapping in Hf-based high- $\kappa$  gate dielectrics, and characterization and reliability methodologies for metal gate/high- $\kappa$  gate stacks.



**Yong-Tian Hou** (S'02–M'04) received the B.S. and M.S. degrees in physics from Peking University, Beijing, China, in 1990 and 1993, respectively, and the Ph.D. degree in electrical engineering from Silicon Nano Device Lab (SNDL), National University of Singapore (NUS), Kent Ridge, Singapore, in 2004.

Currently, he is a Technical Manager at Logic Technology Platform I, R&D of Taiwan Semiconductor Manufacturing Corporation (TSMC), Hsinchu, Taiwan. He is responsible for the module technology development of metal gate and high- $\kappa$  gate dielectric.

**Yin Jin**, photograph and biography not available at the time of publication.



**Hun-Jan Tao** received the B.S. and M.S. degrees in chemical engineering from the National Taiwan University, Taipei, Taiwan, R.O.C., in 1984 and 1986, respectively, and the Ph.D. degree in polymer science and engineering from the University of Massachusetts, Amherst, in 1994.

He joined Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan, in 1996 as an Etch Module Engineer for 0.25- $\mu\text{m}$  technology. He is currently a Deputy Director at Logic Technology Platform II, R&D, TSMC, where he is responsible

for the 45-nm module development.



**Shih-Chang Chen** was born in Taiwan, R.O.C. He received the B.S., M.S., and Ph.D. degrees from Hosei University, Tokyo, Japan, all in electrical and electronics engineering.

In 1986, he joined the VLSI R&D Center of Oki Electric Industry Company, Ltd., Tokyo, where he worked on gate electrode and interconnect process technologies development, employing refractory metals and their silicides/nitrides for VLSIs. He was also in charge of process development of high- $\kappa$  capacitor and electrode films for

high-density DRAMs. Afterward, he was responsible for process development of advanced interconnects employing copper and low- $\kappa$  materials until January 2000. In February 2000, he joined Worldwide Semiconductor Manufacturing Corporation (WSMC), Hsinchu, Taiwan, where he was a Technical Director who was responsible for all module technology developments in the Advanced Process Technology Division of Technology Development Center. After July 2000, he joined Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC), Hsinchu, Taiwan. He served as a Deputy Director who was responsible for advanced FEOL process, including ultrathin gate oxide or high- $\kappa$ /metal gate stacks, strained-Si process, ultrashallow junction formation using super annealing technology applications, for 65 nm and beyond devices in Advanced Module Technology Division until June 2006. After July 2006, he is now responsible for MEOL module development for 32-nm generation in Logic Technology Platform I Division.



**Mong-Song Liang** (F'06) received the B.S. and M.S. degrees from the National Cheng-Kung University, Taiwan, in 1975 and 1977, respectively, and the Ph.D. degree from the University of California (UC), Berkeley, in 1983, all in electrical engineering and computer sciences.

At UC Berkeley, his research was on the scaling of ultrathin gate dielectrics, and device reliability physics. In 1983, he joined the Advanced Micro Devices (AMD), Sunnyvale, California, where he worked on nonvolatile memory technologies (EEPROM and EPROM). From 1988 to 1992, he was with Mosel Electronics Corporation, Sunnyvale, where he worked on SRAM technology development. In 1992, he joined Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan. He worked on DRAM and embedded memory technology (Embedded-DRAM, Embedded-SRAM, and Embedded-Flash) development. He was the Director of Memory Division until 1998 and the Senior Director of Advanced Module Technology Division, R&D organization, until 2006. His current assignment is the Senior Director of Logic Technology Platform I Division, R&D organization. He is responsible for overall 32-nm technology development.