

A Reliability Model for Low-Temperature Polycrystalline Silicon Thin-Film Transistors

Chih-Yang Chen, Jam-Wem Lee, Po-Hao Lee, Wei-Cheng Chen, Hsiao-Yi Lin, Kuan-Lin Yeh, Ming-Wen Ma, Shen-De Wang, and Tan-Fu Lei

Abstract—We proposed here a reliability model that successfully introduces both the physical mechanisms of negative bias temperature instability (NBTI) and hot carrier stress (HCS) for p-channel low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs). The proposed model is highly matched with the experimental results, in which the NBTI dominates the device reliability at small negative drain bias while the HCS dominates the degradation at large negative drain bias. In summary, the proposed model provides a comprehensive way to predict the lifetime of the p-channel LTPS TFTs, which is especially necessary for the system-on-panel circuitry design.

Index Terms—Hot carrier stress (HCS), low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs), negative bias temperature instability (NBTI), reliability.

I. INTRODUCTION

LOW-TEMPERATURE polycrystalline silicon thin-film transistors (LTPS TFTs) are known as attractive candidates for system-on-panel applications. In comparing with the requirement arisen from the pixels, the driving circuits have to control their output current precisely, which require devices with good electrical stability [1]. Hot carrier stress (HCS) has been widely studied and commonly used for reliability assurance [2]–[4]. However, because the LTPS TFT driving circuit is designed using the CMOSFET structure, the HCS becomes a transient phenomenon that mixes with the effects of negative bias temperature instability (NBTI) and positive bias temperature instability [5].

NBTI has been introduced into the reliability insurance process for the very large scale integration circuit, and the related model has been comprehensively developed [6]–[8]. Unfortunately, the mixed effects of NBTI and HCS are rarely explored for the LTPS TFTs. Therefore, we demonstrated here a reliability model for p-channel LTPS TFTs that considers both the effects of NBTI and HCS. From the experimental results

Manuscript received January 3, 2007; revised February 12, 2007. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC95-2221-E-009-279. The review of this letter was arranged by Editor J. Sin.

C.-Y. Chen, P.-H. Lee, M.-W. Ma, S.-D. Wang, and T.-F. Lei are with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

J.-W. Lee is with the National Nano Device Laboratory, Hsinchu 300, Taiwan, R.O.C. (e-mail: Jamwem.ee85g@nctu.edu.tw).

W.-C. Chen, H.-Y. Lin, and K.-L. Yeh are with the Toppoly Optoelectronics Corporation, Miaoli 350, Taiwan, R.O.C.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.895454

and the model we proposed, the combined NBTI and HCS effects can be clearly identified.

II. EXPERIMENTAL

P-channel LTPS TFTs fabricated on glass substrates were used in this letter. A 400-Å amorphous silicon layer was deposited by PECVD and crystallized into a polycrystalline silicon film through excimer laser annealing. After defining the active region, 1000-Å PECVD SiO₂ and 3000-Å sputtered Mo were deposited and patterned as the gate. The source and drain were then doped through plasma doping. The hydrogenation was performed soon after the formation of source and drain by NH₃ plasma treatment at 300 °C for 10 min. Following that, 5000-Å SiO₂ was deposited and densified as the interlayer dielectric. Finally, 5000-Å Al was deposited and patterned as the interconnection metal. The devices were fabricated with channel width (W) of 20 μm and channel length (L) of 20 or 10 μm. The constant current method is used for threshold voltage (V_{th}) extraction, where the V_{th} is defined as the bias of gate voltage that forces drain current to $(W/L) \times 10$ nA at $V_{DS} = -0.1$ V. Under the extraction method, the initial threshold voltages of all the devices were about -1 V at room temperature. We used HP 4156B for both the NBTI and HCS measurements. The stress was performed at various stress temperatures with gate voltage (V_{GS}) of -20 V and drain voltage (V_{DS}) ranging from 0 to -20 V to study the combined NBTI and HCS effects.

III. RESULTS AND DISCUSSION

Figs. 1 and 2 show the threshold voltage shift (ΔV_{th}) of the devices stressed at 100 °C and 25 °C, respectively. The stress was performed with a fixed V_{GS} of -20 V and variable values of V_{DS} . The measured $|\Delta V_{th}|$ exhibits two degradation regimes. At the low $|V_{DS}|$ stress condition, the $|\Delta V_{th}|$ decreases with the increase of the $|V_{DS}|$. On the other hand, the $|\Delta V_{th}|$ increases upon increasing the $|V_{DS}|$ at high $|V_{DS}|$ bias. It should be noticed that the device degradation is simply caused by the NBTI at $V_{DS} = 0$ V. The $|\Delta V_{th}|$ slightly decreases when the V_{DS} changes from 0 to -2.5 V; this indicates that the NBTI, which is induced by vertical electric field, is suppressed at low $|V_{DS}|$ bias. However, the suppression of the NBTI is soon taken over by the influence of the horizontal electric field when the V_{DS} continuously decreases to be smaller than -2.5 V. The phenomenon is caused from the fact that an increment of the horizontal electric field will enhance the hot carrier




Fig. 1. Comparison of the measured ΔV_{th} of the device having channel length of $20 \mu\text{m}$ with the predicted NBTI and HCS effects under stress temperature of $100 \text{ }^\circ\text{C}$. The stress was performed with fixed V_{GS} of -20 V and V_{DS} ranging from 0 to -20 V . The inset shows the relationship between the magnitude of ΔV_{th} and $1/V_{DS}$.




Fig. 2. Comparison of the measured ΔV_{th} of the device having channel length of $20 \mu\text{m}$ with the predicted NBTI and HCS effects under stress temperature of $25 \text{ }^\circ\text{C}$. The inset shows the measured ΔV_{th} and predicted NBTI and HCS effects for the devices having channel length of $10 \mu\text{m}$ under $75\text{-}^\circ\text{C}$ stress temperature.

generation; this is particularly true for the stress condition that V_{DS} and V_{GS} are equal to -20 V . Furthermore, from the comparison of Figs. 1 and 2, we found that the previously mentioned physical mechanisms are highly temperature dependent; this is due to the fact that both the NBTI and HCS can be thermally accelerated [9], [10].

To develop the reliability model, we introduced the parameter of the V_{DS} into the physical model of NBTI. In considering the mechanism of NBTI, the ΔV_{th} can be expressed as the following equation [11], [12]:

$$\Delta V_{th} = At^n \exp\left(-\frac{E_a}{kT}\right) \exp(C|V_G|) \quad (1)$$

where A , n , and C are the fitting parameters, and k , T , and E_a are the Boltzmann constant, temperature, and activation energy, respectively. Instead of the grounded drain, V_{DS} was applied to incorporate the HCS effects into the NBTI model; accordingly, the expression must be modified with respect to the theoretical calculations. The channel potential at the location y from p^+ source is almost a linear function of the location at low $|V_{DS}|$, which can be concisely expressed as $V(y) = (y/L) \times V_{DS}$ [13]. Furthermore, the vertical electric field becomes a function of $[|V_{GS}| - |V(y)|]$, and the ΔV_{th} can be rewritten as

$$\begin{aligned} \Delta V_{th} &= At^n \frac{1}{L} \int_0^L \exp[C(|V_{GS}| - |V(y)|)] dy \\ &= \frac{At^n}{C|V_{DS}|} \exp(C|V_{GS}|) [1 - \exp(-C|V_{DS}|)]. \quad (2) \end{aligned}$$

This simple and analytic model can be used to interpret and quantify the NBTI effect under different V_{DS} biases, as shown in Figs. 1 and 2. In subjecting to the HCS at high $|V_{DS}|$, the ΔV_{th} can be experimentally expressed by the formula constructed by Takeda and Suzuki [14]

$$\Delta V_{th} = Bt^n \exp\left(-\frac{\alpha}{|V_{DS}|}\right). \quad (3)$$

The parameter α can be extracted from the linear fit in the inset of Fig. 1. The ΔV_{th} that we used here to extract the parameter α is derived from subtracting the calculated ΔV_{th} of (2) from the measured ΔV_{th} . In the inset, the ΔV_{th} under low $|V_{DS}|$ stress condition shows deviation from the linear fitting, implying that the generation of hot carriers can be neglected and the HCS model is not valid in the low $|V_{DS}|$ bias region. The overall ΔV_{th} caused by NBTI and HCS can be predicted by combining (2) and (3). The proposed model is highly consistent with the experimental results, as shown in Figs. 1 and 2. Besides, the devices with channel length of $10 \mu\text{m}$, stressed at $75 \text{ }^\circ\text{C}$, also show the same trend, as shown in the inset of Fig. 2. This implies that the model we proposed is valid for devices with different gate length and under different stress temperatures.

Fig. 3 displays the degradations of the subthreshold swing (S) and maximum transconductance (inset), which reflect the generation of deep interface states and tail interface states, respectively [15]. We found that the degradations of the subthreshold swing and maximum transconductance show similar trend with the degradations of the ΔV_{th} ; this means that the interface state generation is suppressed at low $|V_{DS}|$ stress conditions and further enhanced at high $|V_{DS}|$ stress conditions.

Fig. 4 shows the correlations between the drive current (I_{ON}) degradations and acceleration stresses. The I_{ON} is defined as the drain current measured at $V_{GS} = -10 \text{ V}$ and $V_{DS} = -5 \text{ V}$. The degree of I_{ON} degradation is extracted from the methods of both forward and reverse measurement modes. For the forward mode, we obtained the transfer current–voltage characteristic by defining the drain, gate, and source electrodes exactly the same with the definition in the acceleration stresses. In contrast, the biases of source and drain were exchanged in the




Fig. 3. Degradation of the subthreshold swing (S) and maximum transconductance (inset) as a function of V_{DS} .




Fig. 4. Degradation of the drive current as a function of V_{DS} with fixed V_{GS} of -20 V for the devices having channel length of $20 \mu\text{m}$. The exponent factors (n) are shown in the inset.

reverse mode. At the low $|V_{DS}|$ conditions, the difference of the I_{ON} degradation between the forward and reverse modes is insignificant. This indicates that the NBTI-induced degradation is geometrical symmetry. However, in subjecting to the high $|V_{DS}|$, the I_{ON} degradation in the reverse mode is significantly larger than that in the forward mode, implying that the damage caused by HCS is mainly located in the drain side.

In our experiment, the ΔV_{th} follows a power law dependence on the stress time ($\Delta V_{th} \sim t^n$) that exhibits an exponent factor (n), as shown in the inset of Fig. 4. For all cases, the n values are about 0.2 at 25°C and 0.3–0.4 at 100°C ; in analogous to the hot carrier mechanism proposed by Heremans *et al.* [16], the device degradation mechanism at 25°C is mainly attributed to the charge trapping mechanism, while at 100°C , the generation of interface state becomes significant.

IV. CONCLUSION

We demonstrate here a reliability model that could be successfully used to predict the performance of LTPS TFT's driving circuit. The model mainly includes both the drain-bias-correlated NBTI and HCS effects that are responsible for the performance degradation. Experimental results confirm that the model could precisely describe the reliability behaviors of the p-channel LTPS TFTs. The significant feature of the model is that the ΔV_{th} exhibits two degradation regimes: In the low $|V_{DS}|$ regime, the device degradation is dominated by the drain-bias-modulated NBTI; after that, the HCS dominates the degradation mechanism in the high $|V_{DS}|$ regime. We conclude that the proposed model shows a capability in well expressing the entire reliability behavior of CMOSFET operations. Consequently, it is very attractive for the LTPS TFT circuitry design.

REFERENCES

- [1] Y. Uraoka, T. Hatayama, T. Fuyuki, T. Kawamura, and T. Tsuchihashi, "Analysis of hot carrier effects in low temperature poly-Si TFTs using device simulator," in *Proc. IEEE Int. Conf. Microelectron. Test Struct.*, 2001, pp. 251–256.
- [2] E.-X. Zhao, J. Chan, J. Zhang, A. Marathe, and K. Taylor, "Bias and temperature dependent hot-carrier characteristics of sub-100 nm partially depleted SOI MOSFETs," in *Proc. IEEE Int. Integr. Reliab. Workshop Final Report*, 1999, pp. 113–115.
- [3] T. Yoshida, K. Yoshino, M. Takei, A. Hara, N. Sasaki, and T. Tsuchiya, "Experimental evidence of grain-boundary related hot-carrier degradation mechanism in low-temperature poly-Si thin-film transistors," in *IEDM Tech. Dig.*, 2003, pp. 219–222.
- [4] N. A. Hastas, C. A. Dimitriadis, J. Brini, and G. Kamarinos, "Hot-carrier-induced degradation in short p-channel nonhydrogenated polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1552–1557, Sep. 2002.
- [5] J. H. Stathis and S. Zafar, "The negative bias temperature instability in MOS devices: A review," *Microelectron. Reliab.*, vol. 46, no. 2–4, pp. 270–286, Feb.–Apr. 2006.
- [6] C. E. Blat, E. H. Nicollian, and E. H. Poindexter, "Mechanism of negative-bias-temperature instability," *J. Appl. Phys.*, vol. 63, no. 3, pp. 1712–1720, Feb. 1991.
- [7] S. Ogawa and N. Shiono, "Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO₂ interface," *Phys. Rev. B, Condens. Matter*, vol. 51, no. 7, pp. 4218–4230, Feb. 1995.
- [8] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, vol. 94, no. 1, pp. 1–18, Jul. 2003.
- [9] S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, T. Ichiki, J. Mitsuhashi, M. Ashida, T. Muragishi, and T. Nishimura, "Negative bias temperature instability in poly-Si TFTs," in *VLSI Symp. Tech. Dig.*, 1993, pp. 29–30.
- [10] E. Li, E. Rosenbaum, L. F. Register, J. Tao, and P. Fang, "Hot carrier induced degradation in deep submicron MOSFETs at 100°C ," in *Proc. IRPS*, 2000, pp. 103–107.
- [11] A. T. Krishnan, V. Reddy, and S. Krishnan, "Impact of charging damage on negative bias temperature instability," in *IEDM Tech. Dig.*, 2001, pp. 39.3.1–39.3.4.
- [12] C.-Y. Chen, J.-W. Lee, S.-D. Wang, M.-S. Shieh, P.-H. Lee, W.-C. Chen, H.-Y. Lin, K.-L. Yeh, and T.-F. Lei, "Negative bias temperature instability in low-temperature polycrystalline silicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 2993–3000, Dec. 2006.
- [13] Y. Tour and T. H. Ning, *Fundamentals of Modern VLSI Devices*, vol. 123. Cambridge, U.K.: Cambridge Univ. Press, 1998.
- [14] E. Takeda and N. Suzuki, "An empirical model for device degradation due to hot-carrier injection," *IEEE Electron Device Lett.*, vol. EDL-4, no. 4, pp. 111–113, Apr. 1983.
- [15] T.-J. King, M. G. Hack, and I.-W. Wu, "Effective density-of-states distributions for accurate modeling of polycrystalline-silicon thin-film transistors," *J. Appl. Phys.*, vol. 75, no. 2, pp. 908–913, Jan. 1994.
- [16] P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, "Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 35, no. 12, pp. 2194–2209, Dec. 1988.