

## Nonvolatile low-temperature polycrystalline silicon thin-film-transistor memory devices with oxide-nitride-oxide stacks

Po-Tsun Liu, C. S. Huang, and C. W. Chen

Citation: Applied Physics Letters 90, 182115 (2007); doi: 10.1063/1.2736293

View online: http://dx.doi.org/10.1063/1.2736293

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/90/18?ver=pdfcov

Published by the AIP Publishing

### Articles you may be interested in

Nonvolatile memory thin film transistors using CdSe/ZnS quantum dot-poly(methyl methacrylate) composite layer formed by a two-step spin coating technique

J. Appl. Phys. 112, 034518 (2012); 10.1063/1.4745041

Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics

Appl. Phys. Lett. 92, 163506 (2008); 10.1063/1.2910460

Nonvolatile polycrystalline silicon thin film transistor memory using silicon-rich silicon nitride as charge storage layer


Appl. Phys. Lett. 90, 223513 (2007); 10.1063/1.2745265

Nonvolatile polycrystalline silicon thin-film-transistor memory with oxide/nitride/oxide stack gate dielectrics and nanowire channels

Appl. Phys. Lett. 90, 122111 (2007); 10.1063/1.2715443

Nonvolatile hydrogenated-amorphous-silicon thin-film-transistor memory devices

Appl. Phys. Lett. 89, 173503 (2006); 10.1063/1.2356313



# Nonvolatile low-temperature polycrystalline silicon thin-film-transistor memory devices with oxide-nitride-oxide stacks

#### Po-Tsun Liu<sup>a)</sup>

Department of Photonics and Display Institute, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu 300, Taiwan 30010, Republic of China

#### C. S. Huang

Institute of Electro-Optical Engineering, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu, Taiwan 30010, Republic of China

#### C. W. Chen

AUO Company, Taiwan 30078, Republic of China

(Received 19 March 2007; accepted 10 April 2007; published online 3 May 2007)

Nonvolatile memory devices with oxide-nitride-oxide stack structures were fabricated on glass substrates using low-temperature polycrystalline silicon technology. The *Fowler-Nordheim* tunneling scheme is more suitable than channel hot carrier injection for the programming of the polycrystalline silicon nonvolatile memory device. A memory window of 1.5 V can be obtained at a programming voltage of 20 V. After 10<sup>4</sup> programming/erasing cycles, a threshold voltage shift of 1.5 V is maintained. Furthermore, the proposed memory device exhibits good retention for 50 h at 60 °C without a significant decline in the memory window. © 2007 American Institute of Physics.

[DOI: 10.1063/1.2736293]

Low-temperature poly-silicon (LTPS) thin film transistors (TFTs) have been adopted in flat panel displays, including active-matrix liquid crystal displays and active-matrix organic light emitting diode displays. 1,2 The major advantage of polycrystalline silicon (poly-Si) TFT technology is its suitability for multifunctional active-matrix displays, because it enables the integration of driver electronics, sensors, memories, and peripheral circuits on the glass substrate to produce system-on-glass (SOG) displays. 3,4 The development of memory devices on glass substrates is critical to SOG technology, especially for data storage and power saving in applications of nonvolatile memories.<sup>5</sup> Nonvolatile memories such as flash memories and electrically erasable programmable read-only memories (EEPROMs) on silicon wafers have been extensively utilized in high-density memories, programmable logic, and microcontrollers. However, fabricating nonvolatile memory devices with favorable electrical characteristics on glass substrates is difficult because of the limit on the glass transition temperature  $(T_a)$  of glass substrates. Although EEPROMs with two active poly-Si regions have been manufactured using LTPS technology, the areas that are occupied by memory devices must be considered in obtaining a high aperture ratio of the display panel. In this work, a poly-Si nonvolatile memory, fabricated on a glass substrate, was investigated to achieve good electrical characteristics. The poly-Si nonvolatile memory device with an oxide-nitride-oxide (ONO) stacked dielectric occupies a small area on a display panel. The memory characteristics and electrical reliability were also comprehensively examined.

The inset in Fig. 1 presents the low-temperature poly-Si TFT memory device, referred to as metal/oxide/nitride/oxide/poly-Si (MONOS) memory. It was fabricated on a Corning 1737 glass substrate using LTPS technology, briefly

described as follows. A buffer layer of SiO2 and a 50-nm-thick amorphous hydrogenated silicon (a-Si:H) layer were deposited sequentially by plasma-enhanced chemical vapor deposition (PECVD), and were then dehydrogenated by furnace annealing at 450 °C for 2 h. Following the dehydrogenation, the a-Si film was crystallized by typical XeCl excimer laser annealing (ELA) with a wavelength of 308 nm and an energy density of 400 mJ/cm<sup>2</sup>. After the ELA poly-Si layer was islanded, stack structure was formed by the PECVD method with a 15-nm-thick tunnel silicon dioxide layer, a 25-nm-thick silicon nitride layer as a charge trapping center, and a 30-nm-thick blocking oxide layer. The blocking oxide prevents carriers in the gate electrode from being injected into the charge trapping layer by Fowler-Nordheim (FN) tunneling. MoW films were sputter deposited to produce the gate electrodes. Then,  $n^+$  source and drain regions were formed by phosphorous ion doping with a dose of 4 ×10<sup>15</sup> ions/cm<sup>2</sup> at 10 keV. Thermal annealing was conducted at 450 °C for 2 h to activate the dopant in the source (S) and drain (D) regions. Both dimensions, channel width




FIG. 1. TEM cross section of SiO<sub>2</sub>/SiN/SiO<sub>2</sub> (ONO) stack layers on the surface of the poly-Si active region. The inset displays the geometric structure of LTPS TFT memory device with ONO stack dielectrics. The nitride layer plays as a charge trapping layer of the memory device.

a)Electronic mail: ptliu@mail.nctu.edu.tw




FIG. 2.  $I_D$ - $V_G$  characteristics of the MONOS memory device after electrically programed with the gate bias of 20 V and erased at -40 V for 10 ms.

(W) and channel length (L), of the MONOS memory device are 8  $\mu$ m. The overlap between the gate metal electrode and the  $n^+$  doping region is 1  $\mu$ m. Figure 1 shows the transmission electron microscope (TEM) cross section of the ONO films on the surface of the poly-Si active region.

FN tunneling and channel hot electron (CHE) injection are the two main methods for programming nonvolatile memory devices. Figure 2 plots  $I_D$ - $V_G$  curves of the MONOS memory device after it was electrically programed with a gate bias of 20 V and erased at -40 V for 10 ms. The programming and erasing were performed using FN tunneling over the entire channel region and in the overlap between the gate and the  $n^+$  S/D regions. The transfer characteristics of the devices were measured at room temperature with  $V_D$ =0.1 V, as the gate voltage was varied from -5 to +15 V. The threshold voltage is defined by the criterion  $I_D = (W/L) \times 10^{-8} \text{ A}$  at  $V_D = 0.1 \text{ V}$ . The threshold voltage shift of the MONOS memory device is 1.5 V under the aforementioned operating conditions, as presented in Fig. 2. Additionally, the subthreshold swing ( $\sim 0.54$  decade/V) and the mobility ( $\sim$ 63.2 cm<sup>2</sup>/V s) remain almost constant during programming/erasing (P/E) operations. In the FN P/E operation, the threshold voltage shift is caused by the capture of charges in the nitride film (charge storage layer), and not the degradation of the device. 10,11

The effects of CHE programming on the electrical characteristics of the MONOS memory device were also studied. Figure 3 plots the  $I_D$ - $V_G$  characteristics of a device that was programed by the CHE method. The electrical degradation of the MONOS memory device was carefully observed. Traps in the grain boundaries of the poly-Si channels in the poly-Si TFT devices markedly affect electrical performance and reliability. The impact ionization activities of energetic carriers in a poly-Si TFT are enhanced by both the floating body effect and these traps, and contribute to the formation of the dangling bonds in the poly-Si film. 12 The CHE programming procedure provides electrons with high energy to enable them to pass from the channel into the charge storage layer, SiN<sub>x</sub>. Accordingly, a large voltage drop between the drain and the control gate is typically used in CHE programming. However, the transport of some high-energy electrons can degrade the tunneling oxide as they penetrate the tunneling layer. The degradation is believed to be caused mostly by the generation of traps at the interface between the low-




FIG. 3.  $I_D$ - $V_G$  characteristics of the MONOS memory device that was programed with CHE scheme.

temperature PECVD gate oxide and the poly-Si layer. Furthermore, avalanche breakdown occurs near the drain side of the MONOS memory device. A poly-Si TFT, fabricated on a glass substrate, exhibits the parasitic bipolar transistor activity, which causes the kink effect as in silicon-on-insulator devices. <sup>13</sup> The added drain current promotes impact ionization, worsening the floating body effect and causing premature breakdown. Therefore, channel hot electron injection is unsuitable for the programming of MONOS memory devices. FN tunneling that occurs in either the gate/drain overlap region or the channel region is acceptable for programming of poly-Si TFT memory devices.

Figure 4(a) plots the endurance characteristics of the MONOS memory device following various numbers of P/E cycles. The memory device can be P/E using the FN scheme




FIG. 4. (a) Endurance characteristics of the MONOS memory device, after various numbers of program/erase cycles. (b) Retention characteristics of MONOS-type memory devices measured after various periods, as the devices were heated at 60 °C.

with positive (+20 V) and negative (-40 V) voltage pulses, respectively. The threshold voltage window is 1.5 V at a P/E time of  $10^{-2}$  s. The memory window of 1.5 V is sufficiently large to identify digital states (0 or 1) in a logic memory circuit. The MONOS memory device maintains a wide threshold voltage window even after 10<sup>4</sup> P/E cycles. However, the memory device exhibits electrical degradation following 10<sup>4</sup> P/E circles. The upward threshold voltage shift may be caused by the creation of interface traps and the trapping of charges in the tunneling oxide. <sup>13,14</sup> The threshold voltage depends also on the oxide charges and the deep trap states in the poly-Si film. <sup>11,15,16</sup> In Fig. 4(b), the threshold voltage shift of the MONOS memory device was measured after various periods, as the devices were heated at 60 °C. MONOS memory exhibits good retention for 50 h, without a significant decline in the memory window,  $\Delta V_t$ . It is robust when used in nonvolatile memory technology for activematrix display applications.

In summary, the characteristics of a MONOS-type memory device that was fabricated by LTPS TFT technology were extensively studied. The ONO stack gate dielectrics in the MONOS poly-Si memory device serve as tunneling oxide/charge storage layer/control oxide layers. The CHE scheme was experimentally observed to be inappropriate for programming of MONOS memory devices, because of electrical degradation. FN P/E procedures yield a memory window of 1.5 V for a P/E pulse time of 10 ms, without device degradation. Additionally, the proposed MONOS memory device exhibits good data endurance, maintaining a large threshold voltage window even after 10<sup>4</sup> P/E cycles.

This work was supported by MOE ATU Program No. 95W803 and by the National Science Council, Taiwan, ROC,

under Contract No. NSC 95-2221-E-009-254-MY2, and partially supported by MOEA Technology Development for Academia Project No. 94-EC-17-A-07-S1-046. The authors would like to acknowledge Ting-Chang Chang, T. Y. Tseng, and David N. Liu for their support and discussions, and also thank the research team in AUO Company for experimental assistance.

<sup>1</sup>Y. Oana, J. Soc. Inf. Disp. **9**, 169 (2001).

<sup>2</sup>J. Y. Kwon, J. S. Jung, K. B. Park, J. M. Kim, H. Lim, S. Y. Lee, J. M. Kim, T. Noguchi, J. H. Hur, and J. Jang, SID Int. Symp. Digest Tech. Papers 37, 1358 (2006).

<sup>3</sup>B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguch, and S. Yamazaki, *IEEE ISSCC* (IEEE, New York, 2003), 1, pp. 164–165.

<sup>4</sup>J. Kimmel, J. Hautanen, and T. Levola, Proc. IEEE **90**, 581 (2002).

<sup>5</sup>H. Asada, SID Int. Symp. Digest Tech. Papers **36**, 1434 (2005).

<sup>6</sup>P. Hasler and T. S. Lande, *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing* (IEEE, New York, 2001), Vol. 48, pp. 1–3.

<sup>7</sup>O. Nast, S. Brehme, D. H. Neuhaus, and S. R. Wenham, IEEE Trans. Electron Devices **46**, 2062 (1999).

<sup>8</sup>M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, IEEE Electron Device Lett. **15**, 304 (1994).

<sup>9</sup>P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Proc. IEEE **85**, 1248 (1997).

<sup>10</sup>C. W. Chen, T. C. Chang, P. T. Liu, H. Y. Lu, T. M. Tsai, C. F. Weng, C. W. Hu, and T. Y. Tseng, Electrochem. Solid-State Lett. 8, H69 (2005).

<sup>11</sup>M. Hack, A. G. Lewis, and I. W. Wu, IEEE Trans. Electron Devices 40, 890 (1993).

<sup>12</sup>M. Valdinoci, L. Colalongo, G. Baccarani, G. Fortunato, A. Pecora, and I. Policicchio, IEEE Trans. Electron Devices 44, 2234 (1997).

<sup>13</sup>S. S. Chen and J. B. Kuo, Solid-State Electron. **41**, 447 (1997).

<sup>14</sup>N. Bhat, M. Cao, and K. C. Saraswat, IEEE Trans. Electron Devices 44, 1102 (1997).

<sup>15</sup>J. C. Kim, J. H. Choi, S. S. Kim, and J. Jang, IEEE Electron Device Lett. 25, 182 (2004).

<sup>16</sup>N. D. Young, IEEE Trans. Electron Devices **43**, 450 (1996).