

Available online at www.sciencedirect.com



INTEGRATION the VLSI journal

INTEGRATION, the VLSI journal 40 (2007) 161-166

www.elsevier.com/locate/vlsi

A floating gate design for electrostatic discharge protection circuits

Hung-Mu Chou^a, Jam-Wen Lee^b, Yiming Li^{a,*}

^aDepartment of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan ^bMicroelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu 300, Taiwan

Abstract

In this paper, a circuit design method for electrostatic discharge (ESD) protection is presented. It considers the gate floating state for ESD protection and negatively gate biased for leakage suppression under normal operations. The circuit is achieved by adding a switch device and a negatively biased circuit at the gate of ESD protection devices. Robustness and leakage of ESD protection circuit are improved. The circuit suits thin thickness of gate oxide of complementary metal oxide semiconductor (CMOS) devices due to an elimination of oxide damage. This approach benefits design of very large-scaled integration circuit and implementation of system-on-a-chip with sub-100 nm CMOS devices.

© 2006 Elsevier B.V. All rights reserved.

Keywords: Electrostatic discharge; Robustness; Floating gate; Gate grounded; Leakage current; Negatively biased circuit; Sub-100 nm CMOS device and circuit

1. Introduction

Device scaling and supply voltage reduction continuously maintain high density and high-speed application of very large-scaled integration (VLSI) circuit [1,2]. Along with the voltage reduction, the threshold voltage $(V_{\rm th})$ of metal-oxide semiconductor field-effect transistors (MOS-FETs) is simultaneously lowered to support a desired current density [3]. Unfortunately, the threshold voltage scaling results in a high-leakage current in VLSI circuit. Circuit design is a compromise between power consumption and circuit speed [4]. Besides leakage problems, how to obtain an effective protection against electrostatic discharge (ESD) becomes one of challenges [5,6]; in particular, for widely used gate grounded MOSFET structures [7–9]. When using a gate grounded MOSFET as protecting device, the parasitic bipolar transistor (BJT) turned on by drain junction breakdown of MOSFET is the major mechanism of circuits protecting. Unfortunately, in lowering the operation voltage, thickness of the gate oxides at

*Corresponding author. Microelectronics and Information Systems Research Center, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu City, Hsinchu 300, Taiwan. Tel.: +886 930 330 766; fax: +886 572 6639. input devices has to be scaled down to maintaining similar driving current [10,11]. Eventually, the breakdown voltage of the gate oxides is lower than the breakdown voltage of the drain junction of the MOSFET in protection circuit. The circuit fails before the gated devices are activated.

In this paper, a gate changeable MOSFET is designed for obtaining low leakage and high ESD robustness protection circuit. We demonstrate an ESD protection circuit which features a changeable gate status. With adding a switch and a negatively biased circuit, the proposed ESD protection works as a floating gate state to obtain an easier triggered on and an improved ESD robustness. At the same time, leakage current of devices can be suppressed through a negatively gate bias. This design methodology makes our ESD protection circuit more robust and reliable. This design consideration is useful in ESD protection design; especially for the sub-100 nm CMOS VLSI circuit design. ESD robustness can be significantly improved without adding complicated circuits.

This paper is organized as follows. In Section 2, we state the device fabrication and characteristic measurement. In Section 3, we discuss the leakage and ESD. In Section 4, we focus on the design of switch circuit for the purpose of floating gate. Finally, we draw the conclusions.

E-mail address: ymli@faculty.nctu.edu.tw (Y. Li).

^{0167-9260/\$ -} see front matter © 2006 Elsevier B.V. All rights reserved. doi:10.1016/j.vlsi.2006.02.005

2. Device fabrication and measurement

The fabrication process used in this work is a dual oxide CMOS process that has two kinds of oxides; one is 2.6 nm thicken for 1.2 V devices and the other is 7.0 nm for 3.3 V devices. Conventionally, the 3.3 V devices are used in designing input/output (I/O) and ESD cells; therefore, we use the 3.3 V devices in our experiments. Two kinds of test structures are used, shown in Fig. 1, one is the gate grounded device, and the other is the floating gate device. In the experiment, the leakage characteristics are measured by HP-4156B semiconductor analyzer, where the resolution of current is 50 fA. Additionally, the ESD robustness is verified by using the Keytech Zapmaster human body model (HBM) tester and Barth TLP 4200 with a pulse width of 100 ns. Finally, the failure analysis is done by using secondary electron microscope (SEM).

3. The leakage and ESD concerns

We show the leakage current and ESD robustness issues of a $0.13 \,\mu\text{m}$ CMOS technology. We, firstly, present the leakage problem of the gate grounded MOSFET; furthermore, the benefits of the gate switchable one are also demonstrated. We will also show a better ESD robustness obtained by the additional gate controlling circuit.

Reduction of the threshold voltage amplifies the leakage current of the device. It is caused from a sub-threshold swing (SS) of MOSFETs keeping almost constant (about 100 mV/decade). For all technology generations, generation of drain current requires a minimum threshold level when a 0.7 V gate voltage is applied. In other words, a decrement of threshold voltage means an parallel shift of current–voltage (I-V) to left. As shown in Fig. 2, if we want to design our device to have a minimum current at 0 V, we must have a threshold voltage of 0.7 V. Consequently, our device has a threshold voltage of 0.5 V that we

must have a minimum current at -0.2 V. It should be noticed that an n-type MOSFET with $V_{th} = 0.5$ V biased at $V_g = 0$ V will have a leakage current about two-order higher than that biased at -0.2 V. This result shows one of important issues of the gate grounded design for ESD protection circuit that suffers a high-leakage current. It becomes much more serious when the V_{th} is further reduced.

Supplying a negative bias to the gate electrode of ESD protection greatly suppresses the leakage current. The leakage current under different negative gate biases is shown in Fig. 3. Applying a -0.1 V bias at the gate electrode, compared with the zero biased one, reduces about one-order magnitude of leakage current. There is a two-order reduction on the leakage current for the case of -0.2 V. We note that the suppression of leakage current saturates at -0.2 V. It suggests that a -0.2 V gate bias is a candidate for reducing leakage current. This observation is consistent with the I-V characteristics shown in Fig. 2 that drain current is almost keeping as a constant when the gate voltage is smaller than -0.2 V. When using the negatively biased gate design for ESD protection circuit, gate induced drain leakage current (GIDL) effect must be considered. The GIDL effect will cause an unwanted leakage current when the gate electrodes of device are negatively biased. We design our negatively biased voltage before the GIDL dominating the leakage current.

Scaling down of devices is significantly related to many key technologies. Among technologies, shallow junction and thin gate oxide are the most important concerns in suppressing the short channel effects. However, scaling down of gate oxide encounters ESD problem for gate grounded MOSFETs. It is due to that ESD protection is provided by turning on parasitic bipolar transistor (BJT) of MOSFET through drain junction breakdown. Thin thickness of gate oxide will also decrease the breakdown voltage of the gate oxide. As a result, the breakdown voltage of the



Fig. 1. Schematic plots of the (a) grounded and (b) floating gate ESD protection circuits.



Fig. 2. The $I_{\rm d}-V_{\rm g}$ characteristics of the NMOSFET with respect to different $V_{\rm th}$.



Fig. 3. Leakage characteristics of the NMOSFET, where $V_{\text{th}} = 0.5 \text{ V}$.

drain junction is higher than that of the gate oxide. Under this situation, the gate oxide is totally damaged because the parasitic BJT does not turn on before the breakdown of gate oxide.

A floating gate structure, an additional controlling circuit, is studies for preventing ultra-thin gate oxide from ESD damage. It provides a floating state under ESD stressing. Fig. 4 exhibits the I-V characteristics of the gate grounded and floating gate. This is an interesting observation that we can have a device with high turn on efficiency. Compared with the grounded one, the turn on voltage could be reduced about 5.0 V. We note that the circuit design works at the sub-100 nm generation where the breakdown voltage of gate oxide is around 4.0 V.



Fig. 4. The I-V characteristics of the gate grounded and floating gate MOSFETs.



Fig. 5. The ESD robustness of the gate grounded and floating gate MOSFETs. For each plot of CP, bars from the left to right are FG-N, FG-P, GG-N, and GG-P, respectively.

Besides a lower turn on voltage, the floating gate MOSFET also benefits the issue of gate oxide damage under ESD events. When gate electrodes are in floating state, the voltage drop across gate oxide can be neglected. It eliminates possible issues of gate oxide damage. A comprehensive study is done in demonstration the superior ESD robustness. Various spaces between contact holes to polysilicon gate edge (CP) are designed. The spaces are traditionally defined in controlling the non-silicide region at drain side; in this experiment, the non-silicide width is equal to CP-0.2 um. It is also clearly found that the ESD robustness of both N- and P-MOSFETs is increased as the space is enlarged [7,8]. Fig. 5 shows an improvement of the



Fig. 6. The SEM exhibits different devices failure mode of (a) gate grounded and (b) floating gate NMOSFETs.



Fig. 7. The SEM image of the gate oxide breakdown of the grounded gate MOSFET.

floating gate structures; especially for the devices have a larger CP. An enlargement of CP makes the gate grounded devices having a slight ESD robustness enhancement; on the other hand, it strengthens the floating gate ones. The ESD robustness of the floating gate devices is dominated by the devices strength of parasitic BJT. The strength of BJT is corresponding to the area of collect. A larger the collect junction area contributes an improved the ESD robustness.

Difference between the gate grounded and the floating gate can be further inspected from SEM images shown in Fig. 6. From the SEM images, shown in Fig. 6, it is found that the major failure mechanisms of the gate grounded and the floating gate devices are quite different. The channel punch through is responsible for ESD failure of the gate grounded device; on the contrast, the contact spiking dominates devices breakdown of the floating gate one. The floating structure suppresses the channel electric field and reduce damage and high temperature at channel region. The floating gate structure is also keeping device away from gate oxide breakdown. Fig. 7 shows the gate



Fig. 8. The ESD robustness distributions in (a) the gate grounded NMOSFETs and (b) the floating gate NMOSFETs.

oxide breakdown during the ESD stressing of the gate grounded device. The effect is found for a 7.0 nm thickness of gate oxide. We believe that it takes place frequently when the device is with a more thinner thickness of gate oxide.

The gate oxide breakdown of the grounded gate devices will result in an issue of ESD design. Because it has an unexpected device and circuit failure under ESD testing. The failure randomly appears and is a difficulty in qualification of ESD robustness. Fig. 8 shows the ESD robustness distribution in the grounded gate and the floating gate devices. Comparison between these two figures shows that the floating gate device has a tight ESD distribution, which reflects a better consistence between ESD devices. It also corresponds to a lower uncertainty in ESD protection circuit design and qualifications. A wider ESD distribution presented in the gate grounded devices.

4. Switch circuit for floating gate

The floating status will cause a high-leakage characteristic of the circuit. Therefore, a switch circuit is needed to monitor and change the gate status from floating in ESD protection to grounded state for the leakage control. Comparison between Figs. 1 and 9 shows the different among the gate grounded, gate floating, and gate changeable MOSFET for the usage of ESD protection. The switch circuit for the NMOSFET protection device is the device with its gate tied to power line through a resistor. Similar design is also observed in PMOSFET. We note



Fig. 9. A schematic plot of the switched gate ESD protection circuit.



Fig. 10. The proposed negative biased circuit.

that the switch circuit is useful for the ESD robustness enhancement.

We have discussed leakage problem for the scaled down devices. The major issue is caused from the fact that threshold voltage becomes lowering while the sub-threshold swing keeping unchanged. Accordingly, the minimum leakage current does not occur at zero biased gates, but for a small negatively biased gate. Fig. 10 is a proposed circuit for generation of negative voltage. The circuit could be embedded into VLSI circuit by using standard CMOS technology. In addition, we do not have to put this negatively biased circuit into each ESD protection device. We design one biased circuit and it is connected to all the ESD devices through metal lines. Voltage level of the negative biased circuit can be controlled by the amplitude of the AC signal. There are two approaches in designing the ESD protection devices with changeable gate states of floating and negatively biased. The first one is directly connecting the negatively biased circuit to the gate of the ESD protection devices. The other one is tying the negatively biased circuit through a switch of MOSFET device. For the negatively biased circuit can be connected to many ESD protection devices; therefore, a switch added approach is recommended to reduce cross talk among ESD devices.

5. Conclusions

In this paper, a new approach to ESD protection circuit design with a changeable gate status has been proposed. The proposed ESD protection worked as a floating gate state to obtain an easier triggered on and a better ESD robustness by adding a switch and a negatively biased circuit. It has been found that the device leakage current was suppressed through a negatively gate bias. This technique has demonstrated robust and reliable characteristics for the designed ESD protection circuit without any complicated additional circuits. System-on-a-chip (SOC) features an integration of advanced VLSI circuits and sub-systems on a chip. Therefore, it complicates the design issues and fabrication processes, in particular the ESD is becoming a challenge for nanodevice and SOC era. The work presented here for ESD protection circuit provides an alternative for VLSI circuit design and SOC applications with sub-100 nm CMOS devices.

Acknowledgments

This work was supported in part by the National Science Council of Taiwan under Contracts NSC-94-2215-E-009-084 and NSC-94-2752-E-009-003-PAE, and by the Ministry of Economic Affairs, Taiwan under Contract 93-EC-17-A-07-S1-0011.

References

- Y.-S. Pang, J.R. Brews, Models for subthreshold and abovethreshold currents in 0.1-gm pocket n-MOSFETs for low-voltage applications, IEEE Trans. Electron Devices 49 (5) (2002) 832–839.
- [2] Y. Takao, S. Nakai, Y. Tagawa, et al., 0.65 V device design with highperformance and high-density 100 nm CMOS technology for low operation power application, in: Digest of Technical Papers of Symposium on VLSI Technology, 2002, pp. 122–123.
- [3] S.W. Sun, P.G.Y. Tsui, Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation, in: Proceedings of the IEEE Custom Integrated Circuits Conference, 1994, pp. 267–270.
- [4] M.-H. Tsai, T.-P. Ma, The impact of device scaling on the current fluctuations in MOSFET's, IEEE Trans. Electron Devices 41 (11) (1994) 2061–2068.
- [5] Y. Li, J.-W. Lee, S.M. Sze, Optimization of the anti-punch-through implant for ESD protection circuit design, Jpn. J. Appl. Phys. (42) (2003) 2152–2155.
- [6] J.-W. Lee, Y. Li, A. Chao, H. Tang, ESD protection under pad design for copper-low-K vlsi circuits, Jpn. J. Appl. Phys. (43) (2004) 2302–2305.
- [7] M. Sharma, J. Campbell, H. Choe, et al., An ESD protection scheme for deep sub-micron, in: Digest of Technical Papers of Symposium on VLSI Technology, 1995, pp. 85–86.
- [8] A. Amerasekera, V. Gupta, K. Vasanth, et al., Analysis of snapback behavior on the ESD capability of sub-0.20 gm NMOS, in: Proceedings of International Reliability Physics Symposium, 1999, pp. 159–166.
- [9] A. Salman, R. Gauthier, W. Stadler, et al., NMOSFET ESD selfprotection strategy and underlying failure mechanism in advanced 0.13-gm CMOS technology, IEEE Trans. Device Mater. Reliab. 2 (1) (2002) 2–8.

- [10] J. Wu, P. Juliano, E. Rosenbaum, Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions, in: Proceedings of Electrical Overstress/Electrostatic Discharge Symposium, 2000, pp. 287–295.
- [11] I. Kurachi, Y. Fukuda, N. Miura, et al., Analysis of soft breakdown failure with ESD on output buffer nMOSFETs and its improvement, IEEE Trans. Ind. Appl. 30 (2) (1994) 358–364.



Yiming Li received his B.S. degrees in Applied Mathematics and Electronics Engineering, M.S. degree in Applied Mathematics, and Ph.D. degree in Electronics from the National Chiao Tung University, Taiwan, in 1996, 1998, and 2001, respectively. In 2001, he joined the National Nano Device Laboratories (NDL), Taiwan, as an Associate Researcher, and the Microelectronics and Information Systems Research Center, National Chiao Tung University

(NCTU), as an Assistant Professor, where he has been engaged in the fields of modeling, simulation, and optimization of nanodevices and very large-scale integration (VLSI) circuits. In Fall 2002, he was a Visiting Assistant Professor with the Department of Electrical and Computer Engineering, University of Massachusetts at Amherst. From 2003 to 2004, he was the Research Consultant of the system on a chip (SOC) Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan. From 2003 to 2005, he was the Director of the Departments of Nanodevice and Computational Nanoelectronics, NDL and an Associate Professor with the Microelectronics and Information Systems Research Center, NCTU since Fall 2004.

He is currently an Associate Professor with the Department of Communication Engineering, and an Adjunct Associate Professor at the Institute of Technology Management, NCTU. He is the Deputy Director of the Modeling and Simulation Center of NCTU, and conducts the Parallel and Scientific Computing Laboratory at the NCTU. His current research areas include computational electronics and physics, physics of semiconductor nanostructures, device modeling, parameter extraction, and VLSI circuit simulation, development of computer-aided design tools and SOC applications, high-performance computing, and computational intelligence. He has authored or coauthored over 120 research papers appearing in international book chapters, journals, and conferences. He has organized and served on several international conferences. He has served as Editor, Associate Editor, Guest Editor, Guest Associate Editor, and a reviewer for many international journals and conference proceedings.

Dr. Li is a member of Phi Tau Phi, Sigma Xi, the American Physical Society, the Association for Computing Machinery, the Institute of Electronics, Information and Communication Engineers (IEICE), Japan, the Institute of Electrical and Electronics Engineers, and the Society for Industrial and Applied Mathematics. He was the recipient of the 2002 Research Fellowship Award presented by the Pan Wen-Yuan Foundation, Taiwan. His name is listed in Who's Who in the World in 2005.