Plasma Damage-Enhanced Negative Bias Temperature Instability in Low-Temperature Polycrystalline Silicon Thin-Film Transistors

Chih-Yang Chen, *Student Member, IEEE*, Jam-Wem Lee, Wei-Cheng Chen, Hsiao-Yi Lin, Kuan-Lin Yeh, Po-Hao Lee, Shen-De Wang, and Tan-Fu Lei

Abstract—In this letter, a mechanism that will make negative bias temperature instability (NBTI) be accelerated by plasma damage in low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs) is presented. The experimental results confirm that the mechanism, traditionally found in the thin gate-oxide devices, does exist also in LTPS TFTs. That is, when performing the NBTI measurement, the LTPS TFTs with a larger antenna ratio will have a higher degree in degradation of the threshold voltage, effective mobility, and drive current under NBTI stress. By extracting the related device parameters, it was demonstrated that the enhancement is mainly attributed to the plasma-damage-modulated creating of interfacial states, grain boundary trap states, and fixed oxide charges. It could be concluded that plasma damage will speed up the NBTI and should be avoided for the LTPS TFT circuitry design.

Index Terms—Low-temperature polycrystalline silicon thinfilm transistors (LTPS TFTs), negative bias temperature instability (NBTI), plasma damage.

I. INTRODUCTION

RECENTLY, low-temperature polycrystalline silicon thinfilm transistors (LTPS TFTs) have attracted much research interest due to its high potential of realizing system on panel [1]. To achieve a good process repeatability and a precise control of feature sizes, plasma process has been widely used in the manufacture of ULSI and LTPS TFTs. However, plasma damage has been reported to degrade the performance and reliability in thin-film transistors TFTs [2]–[4].

Negative bias temperature instability (NBTI) has been widely studied and was found to be an important reliability issue for the pMOSFETs [5], [6]. Several researchers have showed that the NBTI occurs in p-type-channel TFTs [7]–[12] as well; however, the correlation between plasma damage and NBTI in LTPS TFTs has not been explored.

This letter aims to investigate the effects of plasma damage on the NBTI behaviors in LTPS TFTs; accordingly, p-type-

Manuscript received July 24, 2006. This letter was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC94-2215-E-009-064. The review of this letter was arranged by Editor J. Sin.

C.-Y. Chen, P.-H. Lee, S.-D. Wang, and T.-F. Lei are with the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

J.-W. Lee is with the National Nano Device Laboratory, Hsinchu, Taiwan, R.O.C.

W.-C. Chen, H.-Y. Lin, and K.-L. Yeh are with the Toppoly Optoelectronics Corporation, Miao-Li, Taiwan, R.O.C.

Color versions of all figures are available online at http://ieeexplore.ieee.org. Digital Object Identifier 10.1109/LED.2006.883564

channel TFTs with various antenna structures were designed, and then, NBTI measurement was performed in this letter.

II. EXPERIMENTAL

The p-channel LTPS TFTs were fabricated on glass substrates, in this letter. First, a 400-Å amorphous-Si layer was deposited and crystallized into poly-Si film by excimer laser annealing. After defining the active region, the 1000-Å SiO₂ was deposited as a gate dielectric. Then, Mo, with a thickness of 3000 Å, was deposited and patterned as the gate electrode. Following source/drain formation, a 5000-Å SiO₂ was deposited as interlayer dielectric and densified. Finally, a 5000-Å Al was deposited and patterned as metal pads. The channel length (L)and width (W) of the devices mainly used were 10 and 20 μ m, respectively. The metal pads attached to the gate were designed with an antenna-area ratio (AR) of 100, 500, and 1000. The AR is defined as the ratio between the antenna and gate areas on the active region $(L \times W)$. The schematic cross sectional diagram of the test structure is shown in the inset of Fig. 1. NBTI stress was performed at 150 °C, and a stress voltage of -30 V was applied to the gate with the source/drain grounded. All the measurements were taken at the stress temperature, and the stress was periodically stopped to measure the basic device characteristics. The delay time between the stress and measurement was set at 1 s.

III. RESULTS AND DISCUSSION

Fig. 1 shows the NBTI-induced transfer characteristic degradation for the LTPS TFTs with an AR of 100, 500, and 1000. We found that NBTI stress makes the threshold-voltage $(V_{\rm th})$ shift to the negative direction and simultaneously degrades the subthreshold swing (S); additionally, the effects are getting worse for the devices with a larger AR. Therefore, it is reasonable to suppose that the NBTI in LTPS TFTs is modulated by plasma damage. The correlations can be further observed from the threshold-voltage shift $(\Delta V_{\rm th})$ versus the stress time for the LTPS TFTs with different ARs, as shown in Fig. 2. Fig. 2 significantly confirms that the device with a larger AR does induce a greater $\Delta V_{\rm th}$ under NBTI stress. Compared with the $\Delta V_{\rm th}$, the drive current $(I_{\rm ON})$ degradation, revealed in the inset of Fig. 2, presents the same trend that confirms plasma-damage-enhanced NBTI.




Fig. 1. Transfer characteristics of the LTPS TFTs with an AR of 100, 500, and 1000 before and after a 1000-s NBTI stress. The inset shows the schematic cross sectional diagram of the test device structure used in this letter.




Fig. 2. Dependence of the threshold-voltage shift and drive-current degradation (in the inset) on the stress time for the LTPS TFTs with an AR of 100,500, and 1000.

It is well known that the $\Delta V_{\rm th}$ of pMOSFETs under NBTI stress shows a power-law dependence on the stress time with an exponent factor (n) of 1/3–1/4, which can be illustrated by the diffusion-controlled electrochemical reactions. These reactions are usually explained by the generation of fixed oxide charges and interface states in MOSFETs, leading to the $V_{\rm th}$ shift [13]–[15]. Our experimental results, displayed at the inset of Fig. 3, also follow a similar dependence on the stress time. Fig. 3 exhibits the extracted n values for the LTPS TFTs with different ARs. It is interesting to note that the n value is larger




Fig. 3. Exponent factors (n) of the LTPS TFTs with various ARs. The inset shows the linear fit of the log-log plot of the threshold-voltage shift versus the stress time of LTPS TFTs with an AR of 100, 500, and 1000 under NBTI stress.




Fig. 4. Extraction of the grain boundary trap state density of LTPS TFTs with an AR of 100 and 1000 (in the inset) before and after a 1000-s NBTI stress.

for the device with a larger AR, indicating that plasma damage accelerates NBTI in LTPS TFTs. Accordingly, it proves that plasma damage enhances NBTI in LTPS TFTs. The enhancement is caused by the fact that the samples with plasma damage generates more interfacial states and fixed oxide charges during NBTI stress. Owing to the fact that the LTPS TFTs have a lot of grain boundaries in the channel region, the NBTI mechanisms of the LTPS TFTs will be different from that of MOSFETs. Fig. 4 compares the grain boundary trap state density $(N_{\rm trap})$

| TABLE I |
|---|
| COMPARISON OF PARAMETER VARIATION OF THE LTPS TFTS WITH |
| AN AR OF 100, 500, AND 1000 AFTER A 1000-s NBTI STRESS |

| Stress Condition: V _G = 30V, 150°C | | | | |
|---|--------|--------|---------|--|
| | AR=100 | AR=500 | AR=1000 | |
| $\triangle \mu_{eff}$ (%) | -6.7 | -7.9 | -9.0 | |
| △S (%) | 52.3 | 64.2 | 78.7 | |
| $\triangle V_{th}(\mathbf{V})$ | -0.84 | -0.91 | -1.02 | |
| $\triangle I_{ON}$ (%) | -25.8 | -28.3 | -32.5 | |
| $\triangle N_{trap}$ (%) | 42.7 | 67.8 | 96.3 | |

estimated by the Levinson and Proano method [16], [17]. By taking the NBTI stress, the $N_{\rm trap}$ increases from 9.1×10^{11} to $1.3\times10^{12}~({\rm cm}^{-2})$ and from 7.8×10^{11} to $1.5\times10^{12}~({\rm cm}^{-2})$ for the device with an AR of 100 and 1000, respectively. The overall generation of $N_{\rm trap}$ is enhanced for the device with a larger AR; this signifies that plasma damage enhances NBTI not only through the previously mentioned mechanisms but also by accelerating the generation of grain boundary trap states during NBTI stress.

Table I compares the parameter variation of the LTPS TFTs that was stressed by NBTI for 1000 s; the AR of those devices are 100, 500, and 1000, respectively. As AR increases, the devices have a higher degree in degradation of the effective mobility ($\mu_{\rm eff}$), S, $V_{\rm th}$, $N_{\rm trap}$, and $I_{\rm ON}$. All the results confirm that plasma damage enhances the quantity of NBTI in LTPS TFTs. The enhancement could be induced by the fact that the plasma damage degrades the quality of gate oxide, poly-Si/SiO₂ interface, and grain boundaries; those consequences were represented in the NBTI measurement rather than in the initial quality verification.

IV. CONCLUSION

In this letter, we confirmed that plasma damage is a significant factor for NBTI reliability in LTPS TFTs. The experimental results show that the consequence of plasma damage will be represented under NBTI stress in LTPS TFTs. The plasma-damage-correlated NBTI acceleration is mainly attributed to the speeding up of generations in interfacial states, grain boundary trap states, and fixed oxide charges. Therefore, to sustain the LTPS TFTs with both high reliability and high yield, the antenna structures must be carefully designed.

REFERENCES

- [1] T. Serikawa, S. Shirai, A. Okamoto, and S. Suyama, "Low-temperature fabrication of high-mobility poly-Si TFT's for large-area LCD's," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1929–1933, Sep. 1989.
- [2] K. Y. Lee, Y. K. Fang, C. W. Cheng, K. C. Huang, M. S. Liang, and S. G. Wuu, "Impact of hydrogenating plasma induced oxide charging effects on the characteristics of polysilicon thin film transistors," *Jpn. J. Appl. Phys.*, vol. 36, no. 3A, pp. 1025–1029, Mar. 1997.
- [3] J.-J. Chang, C.-C. Chen, C.-S. Chuang, Y.-F. Wu, C.-Y. Sheu, Y.-H. Yeh, and N.-C. Liu, "Characteristics of dry etch process stability and damage recovery ability on LTPS TFTs," in *Proc. AMLCDs Tech. Dig.*, 2003, pp. 87–90.
- [4] C.-Y. Chen, S.-D. Wang, M.-S. Shieh, W.-C. Chen, H.-Y. Lin, K.-L. Yeh, J.-W. Lee, and T.-F. Lei, "Process induced instability and reliability issues in low temperature poly-Si thin film transistors," in *Proc. IRPS*, 2006, pp. 713–714.
- [5] C. E. Blat, E. H. Nicollian, and E. H. Poindexter, "Mechanism of negative-bias-temperature instability," *J. Appl. Phys.*, vol. 63, no. 3, pp. 1712–1720, Feb. 1991.
- [6] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, vol. 94, no. 1, pp. 1–18, Jul. 2003.
- [7] F. E. Pagaduan, J. K. J. Lee, V. Vedagarbha, K. Lui, M. J. Hart, D. Gitlin, T. Takaso, S. Kamiyama, and K. Nakayama, "The effects of plasmainduced damage on transistor degradation and the relationship to field programmable gate array performance," in *Proc. IRPS*, 2001, pp. 315–318.
- [8] A. T. Krishnan, V. Reddy, and S. Krishnan, "Impact of charging damage on negative bias temperature instability," in *IEDM Tech. Dig.*, 2001, pp. 865–868.
- [9] N. Matsunaga, H. Yoshinari, and H. Shibata, "NBTI analysis of antenna pMOSFET with thermally recovered plasma-induced damage," in *Proc.* 7th Int. Symp. Plasma- and Process-Induced Damage, 2002, pp. 142–145.
- [10] D.-Y. Lee, H.-C. Lin, M.-F. Wang, M.-Y. Tsai, T.-Y. Huang, and T. Wang, "Enhanced negative-bias-temperature instability of p-channel metal-oxide-semiconductor transistors due to plasma charging damage," *Jpn. J. Appl. Phys.*, vol. 41, no. 4B, pp. 2419–2422, Apr. 2002.
- [11] K. Okuyama, K. Kubota, T. Hashimoto, S. Ikeda, and A. Koike, "Water-related threshold voltage instability of polysilicon TFTs," in *IEDM Tech. Dig.*, 1993, pp. 527–530.
- [12] S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, T. Ichiki, J. Mitsuhashi, M. Ashida, T. Muragishi, and T. Nishimura, "Negative bias temperature instability in poly-Si TFTs," in VLSI Symp. Tech. Dig., 1993, pp. 29–30.
- [13] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for directtunneling ultra-thin gate oxide on MOSFET scaling," in VLSI Symp. Tech. Dig., 1999, pp. 73–74.
- [14] S. Ogawa and N. Shiono, "Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO₂ interface," *Phys. Rev. B, Condens. Matter*, vol. 51, no. 7, pp. 4218–4230, Feb. 1995.
- [15] K. O. Jeppson and C. M. Svensson, "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices," *J. Appl. Phys.*, vol. 48, no. 5, pp. 2004–2014, May 1977.
- [16] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors," *J. Appl. Phys.*, vol. 53, no. 2, pp. 1193–1202, Feb. 1982.
- [17] R. E. Proano, R. S. Misage, and D. G. Ast, "Development and electrical properties of undoped polycrystalline silicon thin-film transistor," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1915–1922, Sep. 1989.