

## Improved memory window for Ge nanocrystals embedded in SiON layer

Chun-Hao Tu, Ting-Chang Chang, Po-Tsun Liu, Hsin-Chou Liu, Simon M. Sze, and Chun-Yen Chang

Citation: *Applied Physics Letters* **89**, 162105 (2006); doi: 10.1063/1.2362972

View online: <http://dx.doi.org/10.1063/1.2362972>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/89/16?ver=pdfcov>

Published by the [AIP Publishing](#)

---

### Articles you may be interested in

[Controlled fabrication of Si nanocrystal delta-layers in thin SiO<sub>2</sub> layers by plasma immersion ion implantation for nonvolatile memories](#)

*Appl. Phys. Lett.* **103**, 253118 (2013); 10.1063/1.4848780

[Formation of iridium nanocrystals with highly thermal stability for the applications of nonvolatile memory device with excellent trapping ability](#)

*Appl. Phys. Lett.* **97**, 143507 (2010); 10.1063/1.3498049

[Effects influencing electron and hole retention times in Ge nanocrystal memory structures operating in the direct tunneling regime](#)

*J. Appl. Phys.* **108**, 054316 (2010); 10.1063/1.3467527


[Formation of germanium nanocrystals embedded in silicon-oxygen-nitride layer](#)

*Appl. Phys. Lett.* **89**, 052112 (2006); 10.1063/1.2227059

[Observation of memory effect in germanium nanocrystals embedded in an amorphous silicon oxide matrix of a metal-insulator-semiconductor structure](#)

*Appl. Phys. Lett.* **80**, 2014 (2002); 10.1063/1.1459760

---

The advertisement features a dark blue background with white and orange text. At the top left, it reads 'NEW! Asylum Research MFP-3D Infinity™ AFM' in large white letters, followed by 'Unmatched Performance, Versatility and Support' in orange. On the right, the Oxford Instruments logo is shown with the tagline 'The Business of Science®'. Below the text are several images: a blue textured surface, a brown textured surface, a grid of small square samples, and the MFP-3D Infinity AFM instrument itself. Text boxes describe the instrument's capabilities: 'Stunning high performance', 'Simpler than ever to GetStarted™', 'Comprehensive tools for nanomechanics', and 'Widest range of accessories for materials science and bioscience'.

## Improved memory window for Ge nanocrystals embedded in SiON layer

Chun-Hao Tu

*Institute of Electronics, National Chiao Tung University, Hsin-Chu 300, Taiwan, Republic of China*

Ting-Chang Chang<sup>a)</sup>

*Department of Physics, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, Republic of China; Institute of Electro-Optical Engineering, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, Republic of China; and Center for Nanoscience and Nanotechnology, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, Republic of China*

Po-Tsun Liu

*Department of Photonics, National Chiao Tung University, Hsin-Chu 300, Taiwan, Republic of China and Display Institute, National Chiao Tung University, Hsin-Chu 300, Taiwan, Republic of China*

Hsin-Chou Liu, Simon M. Sze, and Chun-Yen Chang

*Institute of Electronics, National Chiao Tung University, Hsin-Chu 300, Taiwan, Republic of China*

(Received 1 August 2006; accepted 29 August 2006; published online 18 October 2006)

The formation of germanium (Ge) nanocrystals embedded in silicon oxygen nitride (SiON) is proposed for charge storage elements in this work. The Ge nanocrystals can be nucleated after the oxidation process of silicon germanium nitride (SiGeN) layer at high temperatures. Compared to the control samples of Ge nanocrystals/SiO<sub>2</sub>/Si structure and SiON/Si stack memory, the proposed Ge nanocrystals/SiON/Si memory obtained superior memory window, even larger than the typical sum of both. It is considered that the extra interface trap states between Ge and SiON film were generated as Ge nanocrystals were embedded in SiON layer. © 2006 American Institute of Physics.

[DOI: 10.1063/1.2362972]

In the past few years, the portable electronic devices have significantly impacted the market of consumer electronics. Because of the low working voltage and nonvolatility, the selection of storage media for most portable electronic devices is the flash memory which almost bases on the structure of the continuous floating gate (FG).<sup>1,2</sup> To date, the stacked-gate FG device structure continues to be the most prevailing nonvolatile memory implementation and is widely used in both independent and embedded memories. The invention of FG memory impacts more than the replacement of magnetic-core memory and creates a moment of portable electronic systems. Despite a huge achievement in commercialization, conventional FG devices have some drawbacks.<sup>2</sup> Hence, the dissipated stored center concept for charge trapping layer was proposed, such as poly-Si/oxide/nitride/oxide/Si (SONOS) and nanocrystals. In such proposed nonvolatile memory devices, charges are not stored in a continuous FG poly-Si layer but instead in a discrete, mutually isolated layer. Also, the proposed nonvolatile device can avoid the charge leakage and lower the power consumption when tunneling oxide is thinner.<sup>3-5</sup> The self-assembling of silicon or germanium nanocrystals embedded in SiO<sub>2</sub> layers has been widely studied, and strong memory effects in metal-oxide-semiconductor devices were reported.<sup>3,6,7</sup> Recently, different charge storage elements have been studied to achieve the robust distributed charge storage.<sup>8-13</sup> Whereas research on nanocrystal memory has mainly focused on Si and Ge nanocrystals, it is also of interest for its smaller band gap, inducing a theoretically better and faster writing/erasing times and reliability.<sup>14,15</sup> In this contribution, the SiGeN was investigated to be a self-assembling layer.<sup>16</sup> The self-assembling layer of SiGeN, fabricated by the directly depos-

iting using plasma enhanced chemical vapor deposition (PECVD) system. The following amorphous silicon (*a*-Si) was also deposited in one chamber system by using PECVD. The structure with Ge embedded SiON layer exhibits obvious charge trapping memory effects under electrical measurements.

First, a 5-nm-thick thermal oxide was grown as the tunnel oxide on *p*-type Si substrate by dry oxidation in an atmospheric pressure chemical vapor deposition furnace. Subsequently, 20 nm silicon nitride, silicon germanium, and silicon germanium nitride thin film were prepared on tunnel oxide, respectively. The sequential *a*-Si layer was also deposited. The oxidation process was performed to fabricate the oxygen-incorporated SiO<sub>2</sub> to serve as blocking oxide, and the oxidation temperature was 900 °C. Furthermore, the SiGe-based thin film layer is also oxidized to nucleate the Ge nanocrystals during the blocking oxide formation. Afterward, a steam densification at 900 °C was also performed for 180 s to densify the blocking oxide. The deposition of the charge trapping film was kept at 200 °C in a low pressure of 0.6 mTorr. The low pressure of 0.6 mTorr during deposition leads the mean free path of electrons to be increased and to improve the uniformity of the thin film. Next, the high-temperature thermal oxidation was performed in the thermal furnace in oxygen ambient. The sequent steam oxidation was performed to improve the quality of oxidized *a*-Si layer as the blocking oxide. Finally, the Al gate was patterned and sintered to form a metal-oxide-insulator-oxide-silicon (MOIOS) structure

The MOIOS memory device is utilized to capture the injected carriers from the channel, which causes a variation in the threshold voltage of the memory device. The blocking oxide is utilized to prevent the carriers of gate electrode from injecting into the charge trapping layer by Fowler-Nordheim

<sup>a)</sup>Electronic mail: tchang@mail.phys.nsysu.edu.tw




FIG. 1. Capacitance-voltage ( $C-V$ ) hysteresis of the MOIOS structure for SiON as charge trap center. The electrical  $C-V$  measurements are performed by bidirectional voltage sweeping (1) from 7 to  $-7$  V and from  $-7$  to 7 V and (2) from 5 to  $-5$  V and from  $-5$  to 5 V. The insert is the diagram for charge trapping center for SiON layer.

tunneling. Figure 1 shows the capacitance-voltage ( $C-V$ ) hysteresis of the MOIOS structure for SiON as charge trapping layer. The electrical  $C-V$  measurements were performed by bidirectional voltage sweeping. The sweeping conditions were split as follows: (I) operated from 7 to  $-7$  V and vice versa and (II) operated from 5 to  $-5$  V and vice versa. It is clearly shown in Fig. 1 that the threshold-voltage shift (memory window  $\Delta V_{th}$ ) of the MOIOS structure is prominent for 900 °C oxidation. When the device is programmed, the electrons directly tunnel from the Si substrate through the tunnel oxide and are trapped in the forbidden gap of silicon nitride layer. For the erasing process, the holes may tunnel from the valence band of the Si substrate and recombine with the electrons trapped in the SiON layer. The memory window of 0.2 V is observed under an operation of 5 V. However, the  $C-V$  hysteresis of the MOIOS structure for Ge nanocrystal is shown as Fig. 2. The electrons (holes) directly tunnel from the Si substrate through the tunnel oxide and are trapped (detrapped) in the forbidden gap of Ge nanocrystal. The larger memory window for Ge nanocrystal embedded in




FIG. 2. Capacitance-voltage ( $C-V$ ) hysteresis of the MOIOS structure for Ge nanocrystal embedded in  $\text{SiO}_2$  layer as charge trap center. The electrical  $C-V$  measurements are performed by bidirectional voltage sweeping from 5 to  $-5$  V and from  $-5$  to 5 V. The insert is the diagram for charge trapping center for Ge nanocrystal embedded in  $\text{SiO}_2$  layer.




FIG. 3. Capacitance-voltage ( $C-V$ ) hysteresis of the MOIOS structure for Ge nanocrystal embedded in SiON layer as charge trap center. The electrical  $C-V$  measurements are performed by bidirectional voltage sweeping from 5 to  $-5$  V and from  $-5$  to 5 V. The insert is the diagram for charge trapping center for Ge nanocrystal embedded in SiON layer.

$\text{SiO}_2$  layer is obtained than the previous one. This is contributed from the trap state for nanocrystals surrounding the dielectric. Under an operation of 5 V, a memory window of 0.4 V is exhibited after a cycle of programming and erasing process.

The proposed MOIOS structure via a way of oxidizing SiGeN layer as charge trapping layer is also measured under the same operation conditions. The  $C-V$  electrical characteristic is shown in Fig. 3. The threshold-voltage shift after the 5 V programming operation is 1 V for the Ge nanocrystals embedded in SiON memory device with  $a$ -Si layer oxidized at 900 °C. The large threshold-voltage shift of memory device with an oxidized  $a$ -Si film as blocking oxide layer is attributed to the presence of Ge nanocrystals in the SiON film. The memory windows under 5 V operation for the three types of MOIOS structure are listed in Table I. It is clear that the memory window of Ge nanocrystals embedded in SiON memory structure is the largest than both above. Even the memory window value is larger than the sum of those of SiON and Ge nanocrystal MOIOS structures. The Ge nanocrystal embedded in SiON layer exhibits the superior memory characteristics. It is considered that the extra interface trap states between Ge and SiON film were generated as Ge nanocrystals were embedded in SiON layer. The initial SiON trap state density plus the trap state density of Ge nanocrystal surrounding the dielectric cause more larger memory effect. The proposed diagram is inserted in the Fig. 3. The proposed Ge nanocrystals embedded in SiON stack layer with high-temperature oxidized  $a$ -Si layer, therefore, contribute both larger memory window and the additional blocking oxide deposition for the nonvolatile memory application promisingly.

TABLE I. Memory windows for three types of nonvolatile memory devices.

Nonvolatile memory	$\Delta V_{th}$ under 5 V operation
SiON	0.2
Ge nanocrystal embedded in $\text{SiO}_2$	0.4
Ge nanocrystal embedded in SiON	1

In conclusion, an easy nanocrystal memory technology has been demonstrated by oxidizing SiGeN film to form Ge distributed storage elements embedded in SiON layer. The memory window is obviously larger than the MOIOS structures with SiON layer alone or with Ge nanocrystals embedded in SiO<sub>2</sub> layer and even larger than the sum of both. The exhibition of memory windows after programming is resulted from the formation of Ge nanocrystals embedded in SiON layer and extra interface trap states between Ge and SiON film. Therefore, the material of SiGeN served as self-assembling layer and has more potential for the application in the nanocrystal nonvolatile memory technology.

This work was performed at National Nano Device Laboratory and was supported by the National Science Council of Republic of China under Contract Nos. NSC 95-2221-E-009-283, NSC 95-2221-E-009-270, NSC 95-2120-M-110-003, and NSC 95-2221-E-009-254-MY2. Also, the authors would like to acknowledge the support of the plasma enhanced chemical vapor deposition (PECVD) system in National Chiao Tung University (NCTU) in Hsin-Chu. Furthermore, this work was partially supported by MOEA Technology Development for Academia Project No. 94-EC-17-A-07-S1-046.

- <sup>1</sup>D. Kahng and S. M. Sze, *Bell Syst. Tech. J.* **46**, 1288 (1967).
- <sup>2</sup>J. D. Blauwe, *IEEE Trans. Nanotechnol.* **1**, 72 (2002).
- <sup>3</sup>S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, *Tech. Dig. - Int. Electron Devices Meet.* **1995**, 521.
- <sup>4</sup>Y. C. King, T. J. King, and C. Hu, *Tech. Dig. - Int. Electron Devices Meet.* **1998**, 115.
- <sup>5</sup>J. J. Welsler, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, *IEEE Electron Device Lett.* **18**, 278 (1997).
- <sup>6</sup>S. Tiwari, F. Rana, K. Chan, L. Shi, and H. Hanafi, *Appl. Phys. Lett.* **69**, 1232 (1996).
- <sup>7</sup>M. Ostraat, J. De Blauwe, M. Green, D. Bell, H. Atwater, and R. Flagan, *J. Electrochem. Soc.* **148**, 265 (2001).
- <sup>8</sup>Y. C. King, T. J. King, and C. Hu, *IEEE Electron Device Lett.* **20**, 409 (1999).
- <sup>9</sup>L. Dori, A. Acovic, D. J. Dimaria, and C. H. Hsu, *IEEE Electron Device Lett.* **14**, 283 (1993).
- <sup>10</sup>M. Rosmeulen, E. Smeckx, and K. D. Meyer, *Tech. Dig. - Int. Electron Devices Meet.* **2002**, 189.
- <sup>11</sup>T. C. Chang, S. T. Yan, F. M. Yang, P. T. Liu, and S. M. Sze, *Appl. Phys. Lett.* **84**, 2094 (2004).
- <sup>12</sup>T. C. Chang, S. T. Yan, C. H. Hsu, M. T. Tang, J. F. Lee, Y. H. Tai, P. T. Liu, and S. M. Sze, *Appl. Phys. Lett.* **84**, 2581 (2004).
- <sup>13</sup>T. C. Chang, S. T. Yan, P. T. Liu, C. W. Chen, S. H. Lin, and S. M. Sze, *Electrochem. Solid-State Lett.* **7**, G17 (2004).
- <sup>14</sup>M. Kanoun, A. Souifi, T. Baron, and F. Mazen, *Appl. Phys. Lett.* **84**, 5079 (2004).
- <sup>15</sup>Y. C. King, T. J. King, and C. Hu, *IEEE Trans. Electron Devices* **48**, 696 (2001).
- <sup>16</sup>C. H. Tu, T. C. Chang, P. T. Liu, H. C. Liu, C. C. Tsai, L. T. Chang, T. Y. Tseng, S. M. Sze, and C. Y. Chang, *Appl. Phys. Lett.* **89**, 052112 (2006).