



Spatial and energetic distribution of border traps in the dual-layer Hf O 2 Si O 2 high- k gate stack by low-frequency capacitance-voltage measurement

Wei-Hao Wu, Bing-Yue Tsui, Mao-Chieh Chen, Yong-Tian Hou, Yin Jin, Hun-Jan Tao, Shih-Chang Chen, and Mong-Song Liang

Citation: Applied Physics Letters **89**, 162911 (2006); doi: 10.1063/1.2364064 View online: http://dx.doi.org/10.1063/1.2364064 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/89/16?ver=pdfcov Published by the AIP Publishing

Articles you may be interested in

Atomic layer deposition of ZrO 2 / La 2 O 3 high- k dielectrics on germanium reaching 0.5 nm equivalent oxide thickness

Appl. Phys. Lett. 94, 262904 (2009); 10.1063/1.3173199

Experimental evidence for the flatband voltage shift of high- k metal-oxide-semiconductor devices due to the dipole formation at the high- k Si O 2 interface Appl. Phys. Lett. **92**, 132907 (2008); 10.1063/1.2904650

Band offsets and charge storage characteristics of atomic layer deposited high- k Hf O 2 Ti O 2 multilayers Appl. Phys. Lett. **90**, 262901 (2007); 10.1063/1.2751579

Improvement in electrical characteristics of high- k Al 2 O 3 gate dielectric by field-assisted nitric oxidation Appl. Phys. Lett. **89**, 232903 (2006); 10.1063/1.2402215

Physical and electrical properties of Ta–N, Mo–N, and W–N electrodes on Hf O 2 high- k gate dielectric J. Vac. Sci. Technol. B **24**, 349 (2006); 10.1116/1.2163883



This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP 140.113.38.11 On: Thu. 01 May 2014 01:44:53

Spatial and energetic distribution of border traps in the dual-layer HfO_2/SiO_2 high-*k* gate stack by low-frequency capacitance-voltage measurement

Wei-Hao Wu,^{a)} Bing-Yue Tsui,^{b)} and Mao-Chieh Chen

Department of Electronics Engineering, National Chiao Tung University, ED641, 1001 Ta-Hsueh Road, Hsinchu 300, Taiwan, Republic of China

Yong-Tian Hou, Yin Jin, Hun-Jan Tao, Shih-Chang Chen, and Mong-Song Liang Taiwan Semiconductor Manufacturing Company, No. 8, Li-Hsin Road VI, Hsinchu Science Park, Hsinchu 300, Taiwan, Republic of China

(Received 16 May 2006; accepted 28 August 2006; published online 20 October 2006)

Threshold voltage instability measured by the pulse current-voltage technique has been recognized as the transient charging and discharging of the preexisting bulk traps in Hf-based high-*k* gate dielectrics, and these high-*k* traps or called border traps can instantly exchange charge carriers with the underlying Si substrate by tunneling through the thin interfacial oxide. Based on an elastic tunneling model through trapezoidal potential barriers, the spatial and energetic distribution of border traps in the HfO₂/SiO₂ high-*k* gate stack can be profiled as a smoothed, three-dimensional mesh by measuring the low-frequency capacitance-voltage characteristics of high-*k* metal-oxide-semiconductor capacitors with *n*-type Si substrate. © 2006 American Institute of Physics. [DOI: 10.1063/1.2364064]

As the continuous scaling of gate dielectric thickness is leading to the intolerable tunneling gate leakage and power consumption, Hf-based high-k dielectric has been recognized as the most promising candidate for future advanced gate stacks in sub-45-nm node technologies. However, mobility degradation and other reliability issues such as transient V_t instability are still the major problems needed to be overcome. These problems can be addressed as the transient charging and discharging of the preexisting traps in Hf-based high-k dielectrics by using the pulse I_d - V_g technique,^{1,2} which may originate from the direct tunneling between the injected charge carriers and preexisting high-k traps. The tunneling model through the thin interfacial oxide is similar to the one of tunneling into near-interface oxide traps that has already been studied and proposed.³⁻⁵ These nearinterface oxide traps are defined as the oxide traps located near the interface that can exchange charge carriers with the underlying Si substrate through direct tunneling and are suggested to be named as "border traps" to be distinguished from the conventional interface states and oxide traps.^{6,7} In this work, an elastic tunneling model through trapezoidal potential barriers has been proposed to profile the spatial and energetic distribution of border traps in the HfO_2/SiO_2 high-k gate stack by low-frequency capacitance-voltage measurements.

Figure 1 shows the capacitance-voltage characteristics of the TiN/HfO₂(3.2 nm)/SiO₂(0.8 nm)/*n*-Si metal-oxidesemiconductor (MOS) capacitor with gate area =10 000 μ m² measured and corrected at various frequencies, and the details of device fabrication process could be found elsewhere.⁸ The capacitance increase in accumulation region could be observed at low-frequency *C-V* curves, and the low-frequency dielectric capacitance increases with the decrease of measurement frequency and the increase of gate bias voltage. To eliminate the influences of parasitic components such as the substrate/well resistance R_s and external inductance L_s on the measured dielectric capacitance C_p , two-frequency C-V correction method using a five-element circuit model⁹ has been used to correct the faulty C-V curves at high frequencies (≥500 kHz). Also, it has been demonstrated that the influences of these parasitic components on the measured dielectric capacitance could be ignored at frequencies lower than 500 kHz by formulating C_p as a function of the frequency, ideal dielectric capacitance C_0 , and other parasitic components $(C_p \sim C_0 (1 - \omega^2 C_0 L_s) / [(1 - \omega^2 C_$ $-\omega^2 C_0 L_s)^2 + (\omega C_0 R_s)^2$]). In addition, the dielectric capacitance increase at low-frequency C-V curves could not be observed in conventional SiO₂ or SiON gate dielectrics with tunneling leakage current density much higher than that of



FIG. 1. Capacitance-voltage curves of the TiN/HfO₂/SiO₂/*n*-Si MOS capacitor at various frequencies. The capacitance increase at lower frequencies could be explained by proposing a frequency- and voltage-dependent border trap capacitance $C_{\rm bt}$ in parallel with the ideal dielectric capacitance C_0 as shown in the inset.

89, 162911-1 140, 113, 38, 11, Op: Thu, 01 May 2014, 01:44:53

^{a)}Electronic mail: andrewwu.ee89g@nctu.edu.tw

^{b)}Electronic mail: bytsui@mail.nctu.edu.tw



FIG. 2. Border trap capacitance $C_{\rm bt}$ as a function of measurement frequency at various gate bias voltages. The inset shows that the $C_{\rm bt}$ is linearly proportional to the gate area as proposed.

above the high-k gate stack $(J_g$ at $V_g = +2.5$ V is merely 8.31×10^{-2} A/cm²). Note that this low-frequency capacitance increase of Hf-based high-k gate dielectrics could only be observed in high-k MOS capacitors with *n*-type Si substrate biased in the accumulation region or in high-k n-channel metal-oxide-semiconductor field-effect transistors biased in the inversion region. In other words, the charge carriers tunneling through the thin interfacial oxide must be electrons due to their smaller effective mass and energy barrier height as compared to holes.

The dielectric capacitance increase at low frequencies could be explained by proposing a frequency- and voltagedependent border trap capacitance $C_{\rm bt}$ in parallel with the ideal dielectric capacitance C_0 as shown in the inset of Fig. 1. If the charging and discharging of border traps in the HfO_2 high-k dielectric can immediately follow the small-signal frequency, these border traps would contribute an additional dielectric capacitance C_{bt} . Moreover, C_0 can be obtained by measuring at high frequencies (≥500 kHz) with the appropriate correction of parasitic components, since $C_{\rm bt}$ is negligible at such high frequencies. Figure 2 shows the extracted border trap capacitance $C_{\rm bt}$ as a function of measurement frequency under various gate bias voltages, and these frequency and voltage dependences of $C_{\rm bt}$ can be transformed into the relations of tunneling distance from the Si substrate and trap energy depth from HfO₂ conduction band edge, respectively. These findings are similar to those of nearinterface oxide traps observed by low-frequency charge pumping method or the transient capacitance signal by tunneling deep-level transient spectroscopy.^{10–12}

Figure 3 shows the schematic band diagram of the TiN/HfO₂/SiO₂/n-Si MOS capacitor biased in accumulation region with the illustrations of tunneling distance and carrier energy coordinates. Similar to the interface state capacitance C_{it} , the border trap capacitance C_{bt} may result from an equivalent surface density of border traps $D_{\rm bt}$ $(cm^{-2} eV^{-1})$, which is the integration of the border trap volume density from the base oxide thickness x_1 to the maximum tunneling distance x_{max} in the HfO₂ high-k dielectric if there is negligible border traps in the thermally grown inter-



FIG. 3. Schematic band diagram of the TiN/HfO₂/SiO₂/n-Si MOS capacitor biased in the accumulation region with the illustrations of tunneling distance and carrier energy coordinates.

$$C_{\rm bt} = qA_G \int_{x_1}^{x_{\rm max}} N_{\rm bt}(x, E_t) dx, \qquad (1)$$

where q is the electron charge, A_G is the gate area, and $N_{\rm bt}$ is the border trap volume density $(cm^{-3} eV^{-1})$ as a function of the tunneling distance x and trap energy depth E_t . In addition, the inset of Fig. 2 shows that $C_{\rm bt}$ is linearly proportional to the gate area as proposed. Assume that the charging and discharging of border traps mainly occur at the Si conduction band edge through direct tunneling and that these border traps are widely distributed over a defect band, not at a single energy level, in the HfO_2 high-k dielectric.¹ Then the trap energy depth E_t from the HfO₂ conduction band edge could be approximately obtained under various gate bias voltages if the two-band structure (SiO₂ and HfO₂) with trapezoidal potential barriers has been considered:

$$E_t(x,\varepsilon) = \phi_{c2} - q\varepsilon_1 x_1 - q\varepsilon_2 (x - x_1), \qquad (2)$$

where Φ_{c2} (1.9 eV) is the conduction band offset of HfO₂,¹³ ϵ_1 and ϵ_2 are the electric fields in the SiO_2 and HfO_2 dielectrics, and x_1 is the base oxide thickness (0.8 nm). Assume that the above tunneling transition is an elastic tunneling process with symmetric forward and reverse tunneling probabilities, then the tunneling time constants between the available Si conduction band states and localized border traps should be equal to or less than a quarter of measurement period 1/f:

$$\frac{1}{4f} = \tau_0 \exp\left(2\int_0^{x_1} \frac{\sqrt{2m_1^*(\phi_{c1} - q\varepsilon_1 x')}}{\hbar} dx' + 2\int_{x_1}^x \frac{\sqrt{2m_2^*E_t(x',\varepsilon)}}{\hbar} dx'\right),$$
(3)

where f is the measurement frequency, τ_0 is the preexponential factor (~ 10^{-10} s) which is relatively insensitive to the tunneling distance and trap energy depth,¹⁴ \hbar is the reduced Planck constant, Φ_{c1} (3.1 eV) is the conduction band offset of SiO₂, and m_1 (0.42 m_0) and m_2 (0.18 m_0) are the effective



FIG. 4. Spatial and energetic distribution of the border trap volume density in the dual-layer HfO_2/SiO_2 high-*k* gate stack. Symbols are model-extracted data points, and 3D mesh is the smoothed surface profiling of these points.

masses of electrons in SiO₂ and HfO₂ dielectrics.^{4,13} Subsequently, the maximum tunneling distance x_{max} that can be reached during the measurement cycle could be extracted from Eq. (3) with the given parameters above. Finally, the spatial and energetic distribution of the border trap volume density could also be obtained as follows:

$$N_{\rm bt}(x,E_t) = \frac{-2\sqrt{2m_2^*E_t(x,\varepsilon)}}{qA_G\hbar} \frac{dC_{\rm bt}}{d\ln(f)}.$$
(4)

Figure 4 shows the spatial and energetic distributrap of the border volume density tion $N_{\rm bt}$ $(\sim 10^{18} - 10^{20} \text{ cm}^{-3} \text{ eV}^{-1})$ in the dual-layer HfO₂/SiO₂ high-k gate stack. Symbols are model-extracted data points, and three-dimensional (3D) mesh is the smoothed surface profiling of these points. As the tunneling distance reaches the HfO₂ high-k dielectrics (x > 0.8 nm), N_{bt} begins to increase gradually and eventually becomes saturated. Furthermore, $N_{\rm bt}$ increases exponentially with the decrease of trap energy depth E_t , and it appears to be insensitive to the tunneling distance. These results suggest that most of the preexisting high-k traps are located in the HfO₂ bulk layer and that considerable parts of these traps are positioned at the shallow energy levels.

Dielectric capacitance increase of the dual-layer HfO_2/SiO_2 high-k gate stack has been observed by the low-

frequency C-V measurements. This phenomenon could be well explained by proposing a frequency- and voltagedependent border tarp capacitance in parallel with the ideal dielectric capacitance as long as the transient charging and discharging of these border tarps could immediately follow the measurement frequency. In addition, these frequency and voltage dependences of the border trap capacitance could be transformed into the relations of the tunneling distance and trap energy depth by using an elastic tunneling model between the Si conduction band states and localized border traps through trapezoidal potential barriers. Based on this physical model, the spatial and energetic distribution of the border trap volume density in the HfO₂ high-k dielectric could be profiled as a smoothed 3D mesh. This technique can be easily integrated into the routine measurement and analysis procedure to monitor the quality of Hf-based high-k dielectrics, since only the MOS capacitors with *n*-type Si substrate are needed.

This work was supported by the National Science Council, R.O.C. under the contract No. NSC 93-2215-E-009-004.

- ¹A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, IEEE 41st International Reliability Physics Symposium, Dallas, TX, 2003, p. 41.
- ²C. Leroux, J. Mitard, G. Ghibaudo, X. Garros, G. Reimbold, B. Guillaumot, and F. Martin, Tech. Dig. Int. Electron Devices Meet. **2004**, 737.
- ³F. P. Heiman and G. Warfield, IEEE Trans. Electron Devices **ED-12**, 167 (1965).
- ⁴I. Lundstrom and C. Svensson, J. Appl. Phys. **43**, 5045 (1972).
- ⁵T. L. Tewksbury and H. S. Lee, IEEE J. Solid-State Circuits **29**, 239 (1994).
- ⁶D. M. Fleetwood, IEEE Trans. Nucl. Sci. **39**, 269 (1992).
- ⁷D. M. Fleetwood, P. S. Winokur, R. A. Reber, Jr., T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, and L. C. Riewe, J. Appl. Phys. **73**, 5058 (1993).
- ⁸V. S. Chang, Y. T. Hou, P. F. Hsu, P. S. Lim, L. G. Yao, F. Y. Yan, C. L. Hung, J. C. Jiang, H. J. Lin, Y. Jin, C. C. Chen, H. J. Yao, S. C. Chen, S. M. Jang, and M. S. Liang, *Meeting Abstract of the 208th ECS Meeting*, *16–21 October 2005, Los Angeles, CA* (Electrochemical Society, Pennington, NJ, 2006), Vol. 502, p 483.
- ⁹W. H. Wu, B. Y. Tsui, Y. P. Huang, F. C. Hsieh, M. C. Chen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, IEEE Electron Device Lett. **27**, 399 (2006).
- ¹⁰R. E. Paulsen, R. R. Siergiej, M. L. French, and M. H. White, IEEE Electron Device Lett. **13**, 627 (1992).
- ¹¹R. E. Paulsen and M. H. White, IEEE Trans. Electron Devices **41**, 1213 (1994).
- ¹²H. Lakhdari and D. Vuillaume, Phys. Rev. B **38**, 13124 (1988).
- ¹³Y. T. Hou, M. F. Li, H. Y. Yu, Y. Jin, and D. L. Kwong, Tech. Dig. Int. Electron Devices Meet. **2002**, 731.
- ¹⁴S. Christensson, I. Lundstrom, and C. Svensson, Solid-State Electron. 11, 797 (1968).