

Correlating Drain–Current With Strain-Induced Mobility in Nanoscale Strained CMOSFETs

Hong-Nien Lin, Hung-Wei Chen, Chih-Hsin Ko, Chung-Hu Ge, Horng-Chih Lin, *Senior Member, IEEE*, Tiao-Yuan Huang, *Fellow, IEEE*, and Wen-Chin Lee, *Member, IEEE*

Abstract—The correlation between channel mobility gain ($\Delta\mu$), linear drain–current gain (ΔI_{dlin}), and saturation drain–current gain (ΔI_{dsat}) of nanoscale strained CMOSFETs are reported. From the plots of ΔI_{dlin} versus ΔI_{dsat} and ballistic efficiency ($B_{sat,PSS}$), the ratio of source/drain parasitic resistance ($R_{SD,PSS}$) to channel resistance ($R_{CH,PSS}$) of strained CMOSFETs can be extracted. By plotting $\Delta\mu$ versus ΔI_{dlin} , the efficiency of $\Delta\mu$ translated to ΔI_{dlin} is higher for strained pMOSFETs than strained nMOSFETs due to smaller $R_{SD,PSS}$ -to- $R_{CH,PSS}$ ratio of strained pMOSFETs. It suggests that to exploit strain benefits fully, the $R_{SD,PSS}$ reduction for strained nMOSFETs is vital, while for strained pMOSFETs the ΔI_{dlin} -to- $\Delta\mu$ sensitivity is maintained until $R_{SD,PSS}$ becomes comparable to/or higher than $R_{CH,PSS}$.

Index Terms—CMOSFETs, current, mobility, strain.

I. INTRODUCTION

PRESENTLY, uniaxial strain engineering has become one of mainstream techniques to enhance the performance of nanoscale CMOSFETs. Strain-enhanced channel mobility and drain–current are considered as important performance indexes for evaluating the feasibility of a strain technique. However, as the gate length dramatically shrinks into nanoscale regime, strain-induced enhancement becomes more complicated to predict as the carrier ballistic transport, and source/drain (S/D) parasitic resistance effects start to prevail for state-of-the-art CMOS technologies [1]–[3]. It has been reported that, as compared with saturation drain–current (I_{dsat}), linear drain–current (I_{dlin}) is more sensitive to channel mobility (μ) [1]. With the S/D parasitic resistance (R_{SD}) playing a more and more important role in the total resistance due to the drastic reduction of strain-induced channel resistance [2], the strain-induced performance enhancement will be ultimately limited. In addition, the drain–current gain is found to be affected by ballistic efficiency ($B_{sat,PSS}$), which becomes more evident in sub-100-nm regime [3]. Therefore, in order to take full advantage of strain engineering in nanoscale strained CMOSFETs, it is essential to clarify the correlation between the μ , I_{dlin} , I_{dsat} , and the significance of R_{SD} and $B_{sat,PSS}$.

Manuscript received February 28, 2006; revised May 8, 2006. This work was supported in part by the National Science Council of Taiwan, R.O.C., under Contract NSC94-2215-E-009-065. The review of this letter was arranged by Editor K. De Meyer.

H.-N. Lin, H.-C. Lin, and T.-Y. Huang are with the Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: hnlin.ee89g@nctu.edu.tw).

H.-W. Chen, C.-H. Ko, C.-H. Ge, and W.-C. Lee are with the Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu 300, Taiwan, R.O.C.

Digital Object Identifier 10.1109/LED.2006.878035

TABLE I
SUMMARY OF DEDUCED EQUATIONS CORRELATING THE CHANNEL MOBILITY GAIN ($\Delta\mu$), LINEAR DRAIN–CURRENT GAIN (ΔI_{dlin}), AND SATURATION DRAIN–CURRENT GAIN (ΔI_{dsat}) FOR STRAINED MOSFETs

<u>R_{TOTAL} & I_{dlin} [2]</u>	
$R_{TOTAL} = V_D / I_{dlin} = R_{CH} + R_{SD} \dots\dots\dots$	(1a)
$I_{dlin} = W\mu Q_{inv} (V_D - I_{dlin} R_{SD}) / L = (V_D - I_{dlin} R_{SD}) / R_{CH} \dots\dots$	(1b)
<u>ΔI_{dlin} vs. $\Delta\mu$, from (1a) & (1b)</u>	
$\Delta I_{dlin} = \frac{\Delta\mu}{1 + R_{SD,PSS} / R_{CH,PSS}} \left(1 + \frac{R_{SD} - R_{SD,PSS}}{R_{CH} - R_{CH,PSS}} \right)$	(2a)
$= \frac{\Delta\mu}{1 + R_{SD,PSS} / R_{CH,PSS}} + \frac{(R_{SD,PSS} / R_{CH,PSS}) \Delta R_{SD}}{1 + R_{SD,PSS} / R_{CH,PSS}} \dots\dots$	
$= \frac{R_{CH,PSS}}{R_{TOTAL,PSS}} \Delta\mu + \frac{R_{SD,PSS}}{R_{TOTAL,PSS}} \Delta R_{SD} \dots\dots$	
where $\Delta R_{SD} = (R_{SD} - R_{SD,PSS}) / R_{SD,PSS}$	
<u>ΔI_{dsat} vs. $\Delta\mu$, adapted from [5]</u>	
$\Delta I_{dsat} = (1 - B_{sat,PSS}) \Delta\mu + k \Delta R_{SD} \dots\dots\dots$	(2b)
k : constant, ≤ 1	
<u>ΔI_{dlin} vs. ΔI_{dsat}, from (2a) & (2b)</u>	
$\Delta I_{dlin} = \frac{\Delta I_{dsat}}{\left(1 + \frac{R_{SD,PSS}}{R_{CH,PSS}} \right) (1 - B_{sat,PSS})} + \frac{\frac{R_{SD,PSS}}{R_{CH,PSS}} (1 - B_{sat,PSS}) - k}{\left(1 + \frac{R_{SD,PSS}}{R_{CH,PSS}} \right) (1 - B_{sat,PSS})} \Delta R_{SD} \dots\dots$	(3)
<i>W, L & Q_{inv}: gate width, gate length, and inversion charge density</i>	
<i>R_{TOTAL}, R_{CH} & R_{SD}: total, channel, and source/drain parasitic resistance</i>	
<i>B_{sat}: ballistic efficiency</i>	
<i>The subscript ‘‘PSS’’ denotes strained MOSFETs.</i>	

In this letter, we propose the correlation between channel mobility gain ($\Delta\mu$), linear drain–current gain (ΔI_{dlin}), and saturation drain–current gain (ΔI_{dsat}) in terms of the ratio of S/D parasitic resistance to channel resistance and ballistic efficiency, and examine the validity of this correlation with experimental results of state-of-the-art strained CMOSFETs.

II. METHODOLOGY

Process-strained Si (PSS) CMOSFETs [4] were employed to study the correlation between $\Delta\mu$, ΔI_{dlin} , and ΔI_{dsat} . In Table I, (1a) and (1b) express the total resistance (R_{TOTAL}) composed of the channel resistance (R_{CH}) and the S/D parasitic resistance (R_{SD} , extrinsic to the channel), and I_{dlin} with R_{SD} correction [2], whereas ΔI_{dlin} and ΔI_{dsat} of

PSS CMOSFETs are expressed in (2a) and (2b) as a function of $\Delta\mu$, the ballistic efficiency ($B_{\text{sat,PSS}}$), $R_{\text{CH,PSS}}$, $R_{\text{SD,PSS}}$, and ΔR_{SD} , where ΔI_{dlin} , ΔI_{dsat} , $\Delta\mu$, and ΔR_{SD} are defined as $\Delta I_{\text{dlin}} = (I_{\text{dlin,PSS}} - I_{\text{dlin}})/I_{\text{dlin}}$, $\Delta I_{\text{dsat}} = (I_{\text{dsat,PSS}} - I_{\text{dsat}})/I_{\text{dsat}}$, $\Delta\mu = (\mu_{\text{PSS}} - \mu)/\mu$, and $\Delta R_{\text{SD}} = (R_{\text{SD}} - R_{\text{SD,PSS}})/R_{\text{SD,PSS}}$, respectively. Then, assuming the same gate length (L), gate width (W), and inversion charge density (Q_{inv}) for the control and PSS MOSFETs, it is deduced that $\Delta\mu = (R_{\text{CH}} - R_{\text{CH,PSS}})/R_{\text{CH,PSS}}$ and $\Delta I_{\text{dlin}} = (R_{\text{TOTAL}} - R_{\text{TOTAL,PSS}})/R_{\text{TOTAL,PSS}}$. From the above deductions, ΔI_{dlin} can be expressed as a linear function of $\Delta\mu$ with an offset of ΔR_{SD} , as shown in (2a). According to (2a), the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio of PSS MOSFETs is crucial in evaluating the dependence of ΔI_{dlin} on the efficiency of $\Delta\mu$ and ΔR_{SD} [2]. That is, at small $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio, ΔI_{dlin} mainly stems from $\Delta\mu$ with an offset determined by ΔR_{SD} , which increases with the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio, as shown in (2a'). Similarly, ΔI_{dsat} can also be expressed as a linear function of $\Delta\mu$ with an offset of ΔR_{SD} , as shown in (2b). In (2b), the efficiency of $\Delta\mu$ translated into ΔI_{dsat} is determined by the ballistic efficiency $B_{\text{sat,PSS}}$ [5], where $B_{\text{sat,PSS}}$ can be extracted by the temperature-dependent analytic model described in [3]. In addition to the contribution from $\Delta\mu$, ΔI_{dsat} also benefits from ΔR_{SD} with a factor k , where k may depend on device dimensions and process conditions [6], [7]. When substituting (2b) into (2a), the dependence of ΔI_{dlin} on ΔI_{dsat} is derived as (3). It is demonstrated that the correlation between ΔI_{dlin} and ΔI_{dsat} of nanoscale strained MOSFETs depends on both $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio and $B_{\text{sat,PSS}}$.

The control and PSS MOSFETs with nominally identical drain-induced barrier lowering (DIBL), subthreshold swing, and inversion current–voltage (C - V) characteristic (not shown here [3]) were then characterized. I_{dlin} and I_{dsat} of both nMOSFETs ($L_{\text{physical}} = 55$ – 85 nm) and pMOSFETs ($L_{\text{physical}} = 75$ – 125 nm) were measured at $|V_G - V_T| = 1$ V. The $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio can be evaluated by the best fitting slope in the plot of ΔI_{dlin} versus ΔI_{dsat} and $B_{\text{sat,PSS}}$ according to (3). The mobility of short channel device can then be extracted from (1b) [8].

III. RESULTS AND DISCUSSION

Fig. 1 plots ΔI_{dlin} versus ΔI_{dsat} of PSS CMOSFETs at various gate lengths. At a given physical gate length, the fitting slope of PSS pMOSFETs is roughly two times larger than that of PSS nMOSFETs. It indicates that, with the same strain-induced mobility change, ΔI_{dlin} of PSS pMOSFETs can be improved more than ΔI_{dsat} while ΔI_{dlin} and ΔI_{dsat} of PSS nMOSFETs are similar, which is consistent with the results of [1]. In Fig. 2(a), as L_{physical} decreases, $B_{\text{sat,PSS}}$ increases, which indicates carrier transport is closer to the ballistic transport regime, so that ΔI_{dsat} will become less dependent on $\Delta\mu$ [9]. As mentioned above, the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio [shown in Fig. 2(b)] can be obtained from the slope of ΔI_{dlin} versus ΔI_{dsat} as long as $B_{\text{sat,PSS}}$ is known. It is found that the smaller the L_{physical} is, the higher the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio is. In addition, the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio of PSS




Fig. 1. ΔI_{dlin} versus ΔI_{dsat} of PSS CMOSFETs at various gate lengths ($L_{\text{physical}} = 55$ – 85 nm for nMOSFETs, and $L_{\text{physical}} = 75$ – 125 nm for pMOSFETs). The strain techniques employed in this letter are the contact etch stop layer (CESL) and the embedded SiGe S/D stressors for PSS nMOSFETs and PSS pMOSFETs, respectively.




Fig. 2. (a) Ballistic efficiency ($B_{\text{sat,PSS}}$) and (b) the ratio of S/D parasitic resistance ($R_{\text{SD,PSS}}$) to channel resistance ($R_{\text{CH,PSS}}$) of PSS CMOSFETs at various gate lengths ($L_{\text{physical}} = 55$ – 85 nm for nMOSFETs, and $L_{\text{physical}} = 75$ – 125 nm for pMOSFETs). From extracted $B_{\text{sat,PSS}}$ [3] and the fitting slope of ΔI_{dlin} versus ΔI_{dsat} (Fig. 1), the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio of PSS CMOSFETs at a given gate length can be calculated. The slope of ΔI_{dlin} versus ΔI_{dsat} at a given gate length is obtained by fitting a group of devices. It is noted that the $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio of PSS nMOSFETs is higher than that of PSS pMOSFETs.

nMOSFETs is higher than that of PSS pMOSFETs. Thus, the rising $R_{\text{SD,PSS-to-}R_{\text{CH,PSS}}$ ratio will hurt strain-induced drain–current improvement, especially for PSS nMOSFETs in sub-100-nm regime.

Fig. 3 plots $\Delta\mu$ versus ΔI_{dsat} of PSS CMOSFETs. At $L_{\text{physical}} = 85$ nm, the fitting slopes (1.73 for nMOSFETs and 2.12 for pMOSFETs) are very close to the calculated $1/(1 - B_{\text{sat,PSS}})$ (1.80 for nMOSFETs and 1.93 for pMOSFETs), which shows the validity of (2b). In addition, ΔI_{dsat} of PSS




Fig. 3. $\Delta\mu$ versus ΔI_{dsat} of PSS CMOSFETs ($L_{\text{physical}} = 85$ nm). The solid lines represent the best fitting lines with the slopes of 1.73 and 2.12 for nMOSFETs and pMOSFETs, respectively. The fitting slopes are close to the calculated $1/(1 - B_{\text{sat,PSS}})$ values from Fig. 2(a) (1.80 for nMOSFETs and 1.93 for pMOSFETs). It validates the $\Delta\mu$ -to- ΔI_{dsat} correlation by (2b).




Fig. 4. $\Delta\mu$ versus ΔI_{dlin} of PSS CMOSFETs ($L_{\text{physical}} = 85$ nm). The solid lines represent the best fitting lines with the slopes of 2.12 and 1.35 for nMOSFETs and pMOSFETs, respectively. The fitting slopes are close to the $1 + R_{\text{SD,PSS}}/R_{\text{CH,PSS}}$ values from Fig. 2(b) (2.02 for nMOSFETs, 1.43 for pMOSFETs). It indicates the correlation between $\Delta\mu$ and ΔI_{dlin} can be predicted by (2a). The nonzero intercept of ΔI_{dlin} of PSS pMOSFETs stems from the reduced parasitic resistance of SiGe S/D.

CMOSFETs are roughly half of $\Delta\mu$ because the $B_{\text{sat,PSS}}$ values are 0.45 and 0.48 for nMOSFETs and pMOSFETs, respectively.

Fig. 4 plots $\Delta\mu$ versus ΔI_{dlin} of PSS CMOSFETs. At $L_{\text{physical}} = 85$ nm, for PSS nMOSFETs, $\Delta\mu$ is about two times of ΔI_{dlin} due to the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratio being larger than one. However, for PSS pMOSFETs, the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratio is less than one, which results in $\Delta\mu$ being close to ΔI_{dlin} . The fitting slopes (2.12 for nMOSFETs and 1.35 for pMOSFETs) are very close to the $1 + R_{\text{SD,PSS}}/R_{\text{CH,PSS}}$ (2.02 for nMOSFETs and 1.43 for pMOSFETs), which indi-

icates that the correlation between $\Delta\mu$ and ΔI_{dlin} can be predicted by (2a). Therefore, the efficiency of $\Delta\mu$ translated into ΔI_{dlin} is dominated by the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratio. For PSS nMOSFETs, the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratio would be the bottleneck for further performance improvement by strain techniques. It is also worthy to note that the nonzero intercept of ΔI_{dlin} of PSS pMOSFETs, which stems from significant $R_{\text{SD,PSS}}$ reduction while SiGe S/D is adopted. However, for PSS nMOSFETs, insignificant ΔR_{SD} is observed.

IV. CONCLUSION

In this letter, the correlation between $\Delta\mu$, ΔI_{dlin} , and ΔI_{dsat} of nanoscale strained CMOSFETs is investigated. By virtue of the correlation between ΔI_{dlin} and ΔI_{dsat} and the ballistic efficiency, the ratio of S/D parasitic resistance to the channel resistance can be extracted easily. The efficiency of $\Delta\mu$ translated into ΔI_{dlin} and ΔI_{dsat} is dominated by the $R_{\text{SD,PSS}}$ -to- $R_{\text{CH,PSS}}$ ratio and ballistic efficiency $B_{\text{sat,PSS}}$, respectively. For PSS nMOSFETs, the S/D parasitic resistance would be the bottleneck for translating $\Delta\mu$ into ΔI_{dlin} while for PSS pMOSFETs, $\Delta\mu$ can be translated into ΔI_{dlin} efficiently until the S/D parasitic resistance becomes comparable to/or higher than the channel resistance.

REFERENCES

- [1] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, "A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors," in *IEDM Tech. Dig.*, 2003, pp. 978–980.
- [2] S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi, and M. T. Bohr, "In search of 'forever,' continued transistor scaling one new material at a time," *IEEE Trans. Semicond. Manuf.*, vol. 18, no. 1, pp. 26–36, Feb. 2005.
- [3] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, W.-C. Lee, and D. D. Tang, "The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs," in *VLSI Symp. Tech. Dig.*, 2005, pp. 174–175.
- [4] C.-H. Ge, C.-C. Lin, C.-H. Ko, C.-C. Huang, Y.-C. Huang, B.-W. Chan, B.-C. Perng, C.-C. Sheu, P.-Y. Tasi, L.-G. Yao, C.-L. Wu, T.-L. Lee, C.-J. Chen, C.-T. Wang, S.-C. Lin, Y.-C. Yeo, and C. Hu, "Process-strained Si (PSS) CMOS technology featuring 3D strain engineering," in *IEDM Tech. Dig.*, 2003, pp. 73–76.
- [5] M. S. Lundstrom, "On the mobility versus drain-current relation for a nanoscale MOSFET," *IEEE Electron Device Lett.*, vol. 22, no. 6, pp. 293–295, Jun. 2001.
- [6] P. R. Chidambaram, B. A. Smith, L. H. Hall, H. Bu, S. Chakravarthi, Y. Kim, A. V. Samoilov, A. T. Kim, P. J. Jones, R. B. Irwin, M. J. Kim, A. L. P. Rotondaro, C. F. Machala, and D. T. Grider, "35% drive current improvement from recessed SiGe drain extensions on 37 nm gate length PMOS," in *VLSI Symp. Tech. Dig.*, 2004, pp. 48–49.
- [7] T. Sanuki, A. Oishi, Y. Morimasa, S. Aota, T. Kinoshita, R. Hasumi, Y. Takegawa, K. Isobe, H. Yoshimura, M. Iwai, K. Sunouchi, and T. Noguchi, "Scalability of strained silicon CMOSFET and high drive current enhancement in the 40 nm gate length technology," in *IEDM Tech. Dig.*, 2003, pp. 65–68.
- [8] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffmann, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90-nm logic technology featuring strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790–1797, Nov. 2004.
- [9] H.-N. Lin, H.-W. Chen, C.-H. Ko, C.-H. Ge, H.-C. Lin, T.-Y. Huang, and W.-C. Lee, "Channel backscattering characteristics of strained pMOSFETs with embedded SiGe source/drain," in *IEDM Tech. Dig.*, 2005, pp. 147–150.