

Available online at www.sciencedirect.com

Materials Chemistry and Physics 97 (2006) 19–22

CHEMISTRY AN

www.elsevier.com/locate/matchemphys

Trench gap-filling copper by ion beam sputter deposition

Sheng Han^b, Tzu-Li Lee^d, Ching-Jung Yang^c, Han C. Shih^{a,c,∗}

^a *Department of Materials Science and Engineering, National Tsing Hua University, 101 Kuang Fu Rd., Sec. 2, Hsinchu, 300 Taiwan, ROC*

^b *Department of Finance, National Taichung Institute of Technology, 129 San-Min Rd., Sec. 3, Taichung, 404 Taiwan, ROC*

^c *Department of Materials Engineering, National Chung Hsing University, 250 Kuo Kuang Rd., Taichung, 402 Taiwan, ROC*

^d *Department of Materials Science and Engineering, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu, 300 Taiwan, ROC*

Received 28 July 2004; received in revised form 3 April 2005; accepted 16 May 2005

Abstract

The ion beam sputter deposition (IBSD) and electroless plating techniques have been combined to achieve the precipitation of Cu onto an amorphous (a)-TaN diffusion barrier layer in order to accomplish the ultralarge-scale-integrated interconnect metallization. The copper-filled specimens were annealed at various temperatures in a reduced atmosphere. The preferred orientation was analyzed by X-ray diffraction, and field emission scanning electron microscopy was used to elucidate the growth mechanism of the trench-filled electroless deposited Cu film on the Cu seeded layer by IBSD. The Cu(1 1 1) texture was strengthened by annealing at 300 ◦C for 1 h. The surface roughness increased notably with increasing annealing temperature. The electrical resistivity of the as-deposited copper film (3.05 $\mu\Omega$ cm) decreased with increasing annealing temperature. The major contribution of this study is to successfully combine the techniques of IBSD and electroless plating for the Cu gap-filling of submicron trenches with an excellent step coverage.

© 2006 Published by Elsevier B.V.

Keywords: Ion beam sputter deposition; Annealing; Gap-filling; Trench

1. Introduction

Electro-deposition of metals has wide applications in microelectronic packaging and printed circuit board. Copper has recently been proposed as the most reliable interconnecting material to replace aluminum because of its significant advantages of lower electrical resistivity and power dissipation, and high resistance to electro-migration during the fabrication of ultralarge-scale-integrated devices [\[1\].](#page-3-0) The most promising copper deposition technologies are chemical vapor deposition and electroless plating techniques, and both are successful in depositing good quality films. Copper electroless plating benefits from its low tool cost and lowtemperature process compared with the other [\[2–5\].](#page-3-0) In the process of electroless plating, it is necessary to activate the surface of the specimens in a solution of $PdCl₂$ and $SnCl₂$ as activators [\[6–8\]. H](#page-3-0)owever, if a trace of chloride ions remains

∗ Corresponding author. Tel.: +886 3 571 5131x3845;

fax: +886 3 571 0290.

E-mail address: hcshih@mse.nthu.edu.tw (H.C. Shih).

in the Cu interconnects, corrosion reactions would occur and, therefore, failure can result.

The objective of this work was to overcome such shortcomings through the establishment of an ion beam sputtering deposition (IBSD) [\[9\]](#page-3-0) system as the Cu seeding techniques for the subsequent electroless plating of copper on the silicon wafer. The related properties and microstructures of the deposited copper thin film are influenced by this process for the copper metallization of ultralarge-scale-integrated interconnect, and will be analyzed.

2. Experimental details

The substrates were 8-in. p-type (100) silicon wafers on which $1.2 \mu m$ thick fluorosilicate glass film was deposited by chemical vapor deposition as a dielectric interlayer with a low dielectric constant. Both patterned and non-patterned wafers deposited the fluorosilicate glass film were used to grow amorphous (a)-TaN as an adhesion and a diffusion barrier layer by ionized metal plasma. The Cu catalyst layer

^{0254-0584/\$ –} see front matter © 2006 Published by Elsevier B.V. doi:10.1016/j.matchemphys.2005.05.042

Table 1 Chemical composition of the electroless Cu plating solution employed in this study

Solution constituent	Concentration range (g^{-1})
CuSO ₄ ·5H ₂ O	$6 - 10$
EDTA	$25 - 35$
TMAH	$100 - 140$
PEG	$0.5 - 1.5$
$2,2'$ -Bipyridine	$0.1 - 1.2$
HCHO (37%)	$6 - 10$

was prepared by IBSD. The deposition chamber was pumped down to a base pressure of 2×10^{-6} torr prior to the deposition. A 3 cm Kaufmann-type ion source was used to sputter the copper target with Ar⁺. The ion beam voltage, sputter rate and deposition time were 700 V, 0.01–0.03 nm s⁻¹ and 30 min, respectively.

Cu as seeds by IBSD were then put into the Cu electroless plating bath for Cu plating, whose chemical composition is listed in Table 1. The bath temperature was kept in the range 50–60 \degree C, and the solution pH value ranged from 12 to 13. The chemistry of the electroless plated Cu used in this study was the redox reactions between Cu–(EDTA) complex ions and formaldehyde [\[10\].](#page-3-0) The cathodic reduction occurred in several steps whose final products were Cu and EDTA^{4−}. The electrons were supplied by the oxidation of formaldehyde in a very basic solution, using methyl-ammonium-hydroxide (TMAH) to control the bath pH. 2,2 -Bipyridine, as a stabilizer, could trap Cu⁺ ions to prevent Cu deposition in the plating solution and polyethyleneglycol (PEG) was added as a surfactant to reduce the surface tension of the specimens, thereby inhibiting the formation of the hydrogen gas bubble on the Cu surface. The thickness of electroless plated Cu films on the wafer was about $0.8 \mu m$.

The specimens were annealed in a tube furnace with an atmosphere of 90% nitrogen and 10% hydrogen mixed gases for preventing the surface oxidation at temperatures varying from 100 to 500 \degree C for 1 h. The cross-sectional microstructures of the patterned wafer were examined by field emission scanning electron microscopy (FESEM). The crystallinity of the electroless plated Cu on the sample was analyzed by X-ray diffraction (XRD). The surface topography of the formed film was examined by atomic force microscopy (AFM), which measures the root mean square roughness (*R*rms) in a square area of $1 \mu m$. The same vertical scale was chosen for all the specimens for comparison. The sheet electrical resistivity was measured by a four-point probe method.

3. Results and discussion

Fig. 1a shows a FESEM cross-section image of trenches without Cu seeding by IBSD. The width of the trench is $0.5 \mu m$ and the aspect ratio is 2. Fig. 1b shows the result of Cu seeding by IBSD; a copper film is effectively formed inside the trenches in comparison with Fig. 1a. The Cu seeded

Fig. 1. FESEM cross-section view of the trenches. (a) Before gap-filling, gap width: $0.5 \mu m$, aspect ratio: 2, (b) Cu as seeds by IBSD for gap-filling, (c) Cu electroless plating for gap-filling of the trenches and (d) quality of the gap-filling.

Fig. 2. Cu electroless plating on (IBSD Cu seeds)/a-TaN as a function of annealing temperature: (a) XRD patterns and (b) variation of the peak intensity ratio Cu(1 1 1)/Cu(2 0 0); diffraction angle $2\theta = 43.3^\circ$ for Cu(1 1 1) and $2\theta = 50.4^\circ$ for Cu(2 0 0).

a-TaN is the substrate, on which electroless Cu reactions initiate a process of autocatalytic nucleation and growth. [Fig. 1c](#page-1-0) shows an image of the appropriate quality for gap-filling of the submicron trenches, resulting from Cu seeding by IBSD, followed by Cu electroless plating. Furthermore, the appropriate quality for gap-filling is shown in [Fig. 1d.](#page-1-0)

Fig. 2a shows the XRD patterns obtained for the assembly of Cu/(IBSD seeded Cu)/a-TaN/Si without annealing and with annealing at 100, 300 and 500° C. From the normalized peak heights, it was found that the as-deposited Cu film mainly manifests the $Cu(111)$ preferred orientation. The peak height ratio of $Cu(111)/Cu(200)$ as given by in the Joint Committee on Powder Diffraction Standards (JCPDS) [\[11\]](#page-3-0) card is near 2.17. As shown in Fig. 2b, the peak height ratio value of $Cu(1 1 1)/Cu(2 0 0)$ increases at annealing temperatures >300 ◦C. Since the most close-packed plane

Fig. 3. Variation of the AFM surface morphology as a function of annealing temperature: (a) as-deposited, (b) 100 °C, (c) 300 °C and (d) 500 °C.

 $Cu(1\ 1\ 1)$ is the preferred orientation in this study, it can be concluded that the overall energy of the Cu/(IBSD seeded Cu)/a-Ta:N/Si assembly tends to be minimized through the predominance of the (1 1 1) plane which has a lower surface energy than the (200) plane [12]. The maximum of the $Cu(1 1 1)/Cu(2 0 0)$ peak ratio is 82 for the specimen annealed at 300 ◦C, but the peak ratio decrease to 24 as temperature further increases to 500 \degree C, indicating that the strong Cu(1 1 1) texture has been reduced at >300 °C. It could be the strong Ta₂N(101) peak for the specimen annealed at 500 °C that reduces the Cu(1 1 1)/Cu(2 0 0) peak ratio. Higher annealing temperatures $(>500\degree C)$ are required to elucidate the phenomenon. The strong $Cu(1\ 1\ 1)$ preferred orientation after annealing at $300\,^{\circ}\text{C}$ is, after all, significant in this research.

[Fig. 3a–](#page-2-0)d shows distinct AFM images of the surface topography acquired at different annealing temperatures. The surface of the annealed specimen is rougher than that of the as-deposited sample. For instance, the surface morphology is strongly affected by the annealing temperature, as shown in Fig. 4, where the surface roughness is increased notably with increasing the annealing temperature. Films with higher *R*rms resulting from the annealing show adverse effects on the continuity of the electroless deposited Cu, indicating that no necessity of higher annealing temperature, e.g., >300 ◦C in the metallization process is required.

The sheet resistivity as a function of annealing temperature is also shown in Fig. 4. The electrical resistivity of the asdeposited Cu film is 3.05 $\mu\Omega$ cm, it is decreased with increasing annealing temperature up to 2.02 $\mu\Omega$ cm at 500 °C. It is apparent that annealing promotes recovery and recrystallization of the as-deposited Cu film [13,14], which result in a decrease of the resistivity. For comparison, the resistivity of bulk Cu is $1.67 \mu\Omega$ cm [15]. Cu seeding by IBSD for copper

Fig. 4. Variation of the surface and sheet resistivity as a function of annealing temperature of the assembly using Cu seeds formed by IBSD.

electroless plating will invariably encounter the problem of the high electrical resistivity of ultralarge-scale-integration Cu interconnect metallizations in the future.

4. Conclusions

This study successfully combines the techniques of IBSD and electroless plating for Cu gap-filling. Based on the results, we can draw the following conclusions:

- 1. Cu seeding by IBSD, followed Cu electroless plating, has the ability to grow a film from the bottom toward the top of the trench, revealing an appropriate quality for gap-filling of submicron trenches with a high aspect ratio.
- 2. The peak height ratio of $Cu(111)/Cu(200)$ increases at annealing temperatures ≤ 300 °C; a strong Cu(1 1 1) preferred orientation of the specimen annealed at $300\,^{\circ}\text{C}$ is significant in this research.
- 3. It is clear that the surface roughness increases notably with increasing annealing temperature.
- 4. The electrical resistivity of the as-deposited Cu film $(3.05 \,\mu\Omega \text{ cm})$ decreased with increasing annealing temperature to $2.02 \mu\Omega$ cm at 500 °C.

References

- [1] H. Murakami, M. Hirakawa, Y. Ohtuka, H. Yamakawa, J. Vac. Sci. Technol. B 17 (1999) 2321.
- [2] V.M. Dubin, Y. Shacham-Diamandad, B. Zhao, P.K. Vasudev, C.H. Ting, J. Electrochem. Soc. 144 (1997) 898.
- [3] J.H. Lin, Y.Y. Tsai, S.Y. Chiu, T.L. Lee, C.M. Tsai, P.H. Chen, C.C. Lin, M.S. Feng, C.S. Kou, H.C. Shih, Thin Solid Films 377–378 (2000) 592.
- [4] J.-H. Lin, W.-J. Hsieh, J.-W. Hsu, X.-W. Lin, U.-S. Chen, H.C. Shih, J. Vac. Sci. Technol. B 20 (2002) 561.
- [5] J.-H. Lin, T.-L. Lee, W.-J. Hsieh, C.-C. Lin, C.-S. Kou, H.C. Shih, J. Vac. Sci. Technol. A 20 (2002) 733.
- [6] A. Vaskelis, R. Juskenas, J. Jaciauskiene, Electrochim. Acta 43 (1997) 1061.
- [7] W.-H. Lin, C.-Y. Hwang, H.-F. Chang, Appl. Catal. A 162 (1997) 71.
- [8] M.A. Alodan, L.E. Stover, Electrochim. Acta 44 (1999) 3721.
- [9] T. Ichinohe, D. Kenmochi, H. Morisaki, S. Masaki, K. Kawasaki, Thin Solid Films 377–378 (2000) 87.
- [10] Y. Shacham-Diamandad, V. Dubin, M. Angyal, Thin Solid Films 262 (1995) 93.
- [11] Powder Diffraction File, Joint Committee on Powder Diffraction Standards, ASTM, Philadelphia, PA, 1996 (card 04-0836).
- [12] J.-E. Sungren, Thin Solid Films 128 (1985) 21.
- [13] C. Link, M.E. Gross, J. Appl. Phys. 84 (1998) 5547.
- [14] S.P. Hau-Riego, C.V. Thompson, Appl. Phys. Lett. 76 (2000) 309.
- [15] D.R. Line, H.P.R. Frederikse (Eds.), CRC Handbook of Chemistry and Physics, 75th ed., CRC Press, Boca Raton, FL, 1994, pp. 12–41.