

Electron-electron scattering-induced channel hot electron injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors with high-k/metal gate stacks

Jyun-Yu Tsai, Ting-Chang Chang, Ching-En Chen, Szu-Han Ho, Kuan-Ju Liu, Ying-Hsin Lu, Xi-Wen Liu, Tseung-Yuen Tseng, Osbert Cheng, Cheng-Tung Huang, and Ching-Sen Lu

Citation: [Applied Physics Letters](#) **105**, 143505 (2014); doi: 10.1063/1.4896995

View online: <http://dx.doi.org/10.1063/1.4896995>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/105/14?ver=pdfcov>

Published by the [AIP Publishing](#)

Articles you may be interested in

[Physical understanding of different drain-induced-barrier-lowering variations in high-k/metal gate n-channel metal-oxide-semiconductor-field-effect-transistors induced by charge trapping under normal and reverse channel hot carrier stresses](#)

[Appl. Phys. Lett.](#) **103**, 183502 (2013); 10.1063/1.4826918

[Hole injection-reduced hot carrier degradation in n-channel metal-oxide-semiconductor field-effect-transistors with high-k gate dielectric](#)

[Appl. Phys. Lett.](#) **102**, 073507 (2013); 10.1063/1.4791676

[Hot carrier effect on gate-induced drain leakage current in high-k/metal gate n-channel metal-oxide-semiconductor field-effect transistors](#)


[Appl. Phys. Lett.](#) **99**, 012106 (2011); 10.1063/1.3608241

[Impact of static and dynamic stress on threshold voltage instability in high-k/metal gate n-channel metal-oxide-semiconductor field-effect transistors](#)

[Appl. Phys. Lett.](#) **98**, 092112 (2011); 10.1063/1.3560463

[Hot-electron injection in stacked-gate metal-oxide-semiconductor field-effect transistors](#)

[J. Appl. Phys.](#) **97**, 104501 (2005); 10.1063/1.1890445

A promotional banner for COMSOL software. On the left, a white box contains the text 'LIVE DEMO' and 'The Basics of COMSOL in 18 Minutes'. The COMSOL logo is at the bottom left. The background features a 3D bar chart with colorful, flowing lines representing data or simulation results. A blue button with a white arrow and the text 'REGISTER >>' is located in the top right corner.

Electron-electron scattering-induced channel hot electron injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors with high-k/metal gate stacks

Jyun-Yu Tsai,¹ Ting-Chang Chang,^{1,2} Ching-En Chen,³ Szu-Han Ho,³ Kuan-Ju Liu,¹ Ying-Hsin Lu,¹ Xi-Wen Liu,¹ Tseung-Yuen Tseng,³ Osbert Cheng,⁴ Cheng-Tung Huang,⁴ and Ching-Sen Lu⁴

¹Department of Physics, National Sun Yat-Sen University, Kaohsiung, Taiwan

²Advanced Optoelectronics Technology Center, National Cheng Kung University, Tainan, Taiwan

³Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan

⁴Device Department, United Microelectronics Corporation, Tainan Science Park, Tainan, Taiwan

(Received 1 August 2014; accepted 20 September 2014; published online 7 October 2014)

This work investigates electron-electron scattering (EES)-induced channel hot electron (CHE) injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors (n-MOSFETs) with high-k/metal gate stacks. Many groups have proposed new models (i.e., single-particle and multiple-particle process) to well explain the hot carrier degradation in nanoscale devices and all mechanisms focused on Si-H bond dissociation at the Si/SiO₂ interface. However, for high-k dielectric devices, experiment results show that the channel hot carrier trapping in the pre-existing high-k bulk defects is the main degradation mechanism. Therefore, we propose a model of EES-induced CHE injection to illustrate the trapping-dominant mechanism in nanoscale n-MOSFETs with high-k/metal gate stacks. © 2014 AIP Publishing LLC.

[<http://dx.doi.org/10.1063/1.4896995>]

Consumer electronic products which combine display design,¹⁻⁴ memory circuits,⁵⁻⁹ and IC circuits have become considerably more popular in the past few years. To achieve high speed, low gate leakage current, and power consumption, the continuous scaling down of metal oxide semiconductor field electrical field transistors (MOSFETs) is driving toward using high-k dielectric.¹⁰⁻¹⁴ However, charge trapping in high-k gate stacks remains a key reliability issue, since it causes threshold voltage (V_{TH}) shift and drive current degradation¹⁵⁻¹⁸ due to the filling of pre-existing high-k bulk defects.¹⁹⁻²¹ Additionally, the issue of charge trapping effect has been found to have a great impact on hot carrier degradation (HCD), since hot carriers tend to be injected into the high-k layer, especially in short channel devices.^{22,23} In long channel devices, maximum impact ionization (I.I.) condition-induced interface state generation is mainly located at the drain side and dominated the HCD. On the contrary, electron trapping dominates the HCD for short channel devices, and some studies believe that this electron trapping is due to avalanche hot electron (AHE) injection by I.I.^{22,24} However, we use a short channel device which has a body current (IB) peak demonstrated that electron trapping was dominated by channel hot electron (CHE) injection rather than AHE injection at the high vertical field stress condition of gate voltage (V_G) = drain voltage (V_D). Furthermore, a model of electron-electron scattering (EES)-induced CHE injection is proposed to illustrate the charge trapping-dominant mechanism in nanoscale n-channel MOSFETs (n-MOSFETs) with high-k/metal gate stacks. In addition, positive bias stress (PBS) was used in this work to eliminate cold carrier injection from the channel region.

TiN/HfO₂ n-MOSFETs with an interlayer (IL) thickness of 10 Å were studied in this paper as an element of high-performance 28-nm complementary MOS technology.

Devices were fabricated using a self-aligned transistor which progressed via the gate-last process. First, high quality thermal oxides with thicknesses of 10 Å were grown on a (100) Si substrate as an IL oxide layer. After standard cleaning procedures, 20 Å of HfO₂ film was sequentially deposited by atomic layer deposition followed by deposition of a poly-Si dummy gate. Next, self-aligned ion implantation was performed and then activated for source/drain at 1025 °C. After the removal of the dummy gate, 10 nm of TiN film was deposited by radio frequency physical vapor deposition. In this study, gate lengths (L) of 500 nm, 80 nm, and 35 nm were selected for the long and short channel devices investigation. The HCD condition for long channel devices was stress at $V_G \sim 1/2V_D$ with fixed $V_D = 2.7$ V, where maximum body current ($I_{B,max}$) occurred. For short channel devices, the stress conditions of L = 35 nm were $V_G = V_D = 1.8$ V, while for 80 nm they were at a varying V_G with fixed $V_D = 2.2$ V. The stress was briefly interrupted to measure the forward (F mode) linear drain current-gate voltage (I_D - V_G), reverse (R mode, source/drain interchanged) linear I_D - V_G , F mode saturation I_D - V_G , and R mode saturation I_D - V_G to monitor transconductance (Gm) and V_{TH} shift which was extracted at constant $I_D = 1 \mu A$. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station.

Fig. 1 shows the I_D - V_G and corresponding Gm- V_G at the linear region measurement after HCD for short channel (L = 35 nm) high-k/metal gate n-MOSFETs. For the HCD, $V_G = V_D$ was the worst case condition for the nanoscale devices and degraded the sub-threshold swing (S.S.), the ON-state current (I_{ON}), and the Gm. More significantly, the V_{TH} shift was not totally caused by interface state generation, with electron trapping at the high-k layer also playing an important role. Moreover, the inset of Fig. 1 shows the




FIG. 1. I_D - V_G and corresponding G_m - V_G at linear region measurement. Inset shows the power law with a time exponent ~ 0.2 and ~ 0.42 for short and long channels, respectively.

power law with a time exponent ~ 0.2 for short channel devices ($L = 35$ nm), indicating that the degradation was dominated by charge trapping rather than interface state generation.^{30,35} In contrast, the power law with a time exponent ~ 0.42 of long channel devices ($L = 0.5$ μm) indicates that the degradation was dominated by interface state generation rather than charge trapping.^{25,29}

Figures 2(a) and 2(b) show the F mode I_D - V_G and the R mode I_D - V_G curves measured at the saturation region during HCD, respectively. It can observably find that they have similar V_{TH} shifts due to the electron trapping occurs above part of the channel and the energy band rises to form a barrier height at the channel, as shown in the inset of Figs. 2(a) and 2(b), which a phenomenon completely different from the long channel device. Moreover, it is also worthy to investigate how the electron could be trapped above part of the channel and extend to the drain side in the high-k layer after

HCD. According to a previous study,²² for short channel devices, the I.I. occurs not only at the drain side but also along the entire channel; thus, the electron trapping may be attributed to AHE injection by I.I. Furthermore, Fig. 2(d) shows I_B - V_G curves of long and short channel devices when V_D was fixed at certain stress voltages. It can be seen that the I_B (I.I. current) of the long channel device shows an I_B peak, which indicates that the largest I.I. rate occurs there. However, for the short channel device, I_B increases while V_G increases, so no I_B peak occurs. This phenomenon may suggest that electron trapping comes from AHE generation by I.I., especially since the stress V_D in the nanoscale channel could deplete most of channel region and lead to a strong electric field almost entirely distributed along the channel, as shown in Fig. 2(c).

To further confirm whether or not electron trapping was dominated by AHE injection, another $L = 80$ nm short channel device with an I_B peak was selected for investigation. First, it is necessary to determine what kinds of electron injection were most likely to contribute to the HCD. Figure 3(a) indicates the three most likely electron injection mechanisms making up HCD, which are CHE injection, AHE injection, and cold carrier injection.²⁶ CHE injection does not require as high an energy as I.I., but just sufficient to cause channel electron to become hot and inject to the high-k layer. AHE injection, in contrast, depends on I_B and should result in the severest V_{TH} degradation during I_B maximum HCD. Cold carrier injection occurs due to the electron trapping in pre-existing high-k bulk traps from the inversion layer of the channel by either Fowler-Nordheim or direct tunneling. Fig. 3(b) shows the I_B - V_G curves of the 80 nm short channel device when $V_D = 2.2$ V. In these devices, HCD conditions of $V_G = 1.6$ V ($I_{B,max}$), 1.8 V, and 2.0 V, with $V_D = 2.2$ V, could be selected to demonstrate whether or not electron trapping was dominated by AHE injection. Because if AHE injection dominates the V_{TH} degradation, $V_G = 1.6$ V has the maximum I.I. rate and should exhibit V_{TH}




FIG. 2. (a) Forward and (b) reverse I_D - V_G at the saturation region measurement result for similar V_{TH} shifts in the short channel device. Insets show the similar barrier heights (dashed line) rising after hot electron trapping at the saturation region measurement. (c) The lateral energy band diagram of short channel HCD illustrating that stress V_D depletes part of the channel. (d) I_B - V_G measurement of $L = 500$ nm and 35 nm devices at each stress V_D .




FIG. 3. (a) Diagram indicating that HCD is caused mainly by CHE, AHE, and cold carrier injection. (b) I_B - V_G curve of $L = 80$ nm device measured at stress $V_D = 2.2$ V. (c) V_{TH} shift compared for various V_G after HCD and PBS 2000 s.

degradation more severe than either 1.8 V or even 2.0 V. However, Fig. 3(c) shows the V_{TH} shift induced by HCD and PBS for various V_G . For HCD, the cold carriers associated with PBS have a simultaneous effect on the channel region due to pre-existing traps;^{27,28} thus, the cold carrier injection should be eliminated by PBS for better clarification. After removing V_{TH} shift due to cold carrier injection, surprisingly the V_{TH} shift of $V_G = 2.0$ V was still more severe than $V_G = 1.6$ V, even though maximum I.I. occurs at $V_G = 1.6$ V, a trend contrary to AHE dominated degradation. Based on these V_{TH} shift experimental results, therefore, the hot electron trapping mechanism of HCD from impact ionization is injected into the high-k bulk defects should be modified. Obviously, the CHE also plays an important role in HCD with nanoscale channel devices. However, how the CHE could be trapped into high-k layer is also worth to know.

For the nanoscale channel devices, we think that the EES-induced CHE injection mechanism makes the significant contribution of hot electron trapping from the channel to the drain side at the high vertical field stress condition of $V_G = V_D$. Fig. 4(a) shows the interaction of EES-induced CHE; when two electrons collide, they scatter, with one becoming more energetic while the other becomes weaker. In general, many groups demonstrate that low energetic electrons can gain sufficient energy from EES to rupture Si-H bonds, leading to interface state generation at HCD, as shown in Fig. 4(b).^{31,32} However, in high-k dielectric devices, we propose that the channel hot electrons become more energetic after EES interaction and not only rupture Si-H bonds but also overcome the barrier height of SiO_2 to trap in the high-k layer, shown in Fig. 4(c). Moreover, at larger V_G , a more significant V_{TH} shift after HCD exists, which is due to the higher carrier concentration inducing more EES,^{31,33} in turn leading to more EES-induced CHE trapping in the high-k layer at larger stress V_G conditions.

To further confirm our assumption, Fig. 5 shows the correlation of the degradation of F and R modes $I_{D,sat}$ with V_{TH} shift

measured at the saturation region during HCD with various stress V_G . The low stress V_G condition shows the largest difference between the F and R modes, corresponding to the lack of uniform degradations along the channel length.³² All the F modes exhibit lower degradation of V_{TH} at the same $I_{D,sat}$ degradation level. This is because interface state generation is always concentrated near at the drain side; therefore, the




FIG. 4. (a) During the EES process, two electrons collide, one becoming more energetic while the other becomes weaker. (b) Si-H bond dissociation, leading to interface state generation. (c) The model of EES-induced CHE injection in the high-k bulk defects.




FIG. 5. The degradation of F (solid line) and R (dashed line) modes $I_{D,sat}$ with V_{TH} shift for different HCD conditions at various stress V_G .

measured V_D in F mode will deplete a portion of interface states in the channel, resulting in a lower degradation of V_{TH} . In the same way, the high stress V_G condition shows no significant difference between the F and R modes after HCD, meaning that it produces uniform degradations along the channel length. This is because the driving force is shift from energy-driven (electric field) to current-driven (carrier concentration)³⁴ HC damage. Besides, carrier concentration is a key factor to enhance EES rate in HCD for short channel devices. Thus, HC damage is not more only distributed at the drain side but also entire channel region, especially under high stress V_G . Therefore, EES-induced CHE injection is also simultaneously uniformly distributed at the high-k layer. This corresponds to our previous results shown in Figs. 2(a) and 2(b). Based on this observation, EES-induced CHE injection should not be ignored for HCD, especially in nanoscale devices.

This work investigates the EES-induced CHE injection in nanoscale n-MOSFETs with high-k/metal gate stacks. For short channel devices, although interface state generation also influences the HCD, hot electron trapping in the high-k bulk defects from the channel to the drain side dominate the HCD. Moreover, our detailed study shows that EES-induced CHE injection has a significant contribution to hot electron trapping at the high vertical field stress condition of $V_G = V_D$.

Part of this work was performed at United Microelectronics Corporation. The work was supported by the National Science Council under Contract No. NSC-103-2112-M-110-011-MY3.

- ¹T. C. Chang, F. Y. Jian, S. C. Chen, and Y. T. Tsai, *Mater. Today* **14**, 608 (2011).
- ²M. C. Chen, T. C. Chang, C. T. Tsai, S. Y. Huang, S. C. Chen, C. W. Hu, S. M. Sze, and M. J. Tsai, *Appl. Phys. Lett.* **96**, 262110 (2010).
- ³S. Y. Huang, T. C. Chang, M. C. Chen, S. C. Chen, C. T. Tsai, M. C. Hung, C. H. Tu, C. H. Chen, J. J. Chang, and W. L. Liao, *Electrochem. Solid-State Lett.* **14**, H177 (2011).
- ⁴W. F. Chung, T. C. Chang, H. W. Li, C. W. Chen, Y. C. Chen, S. C. Chen, T. Y. Tseng, and Y. H. Tai, *Electrochem. Solid-State Lett.* **14**, H114 (2011).
- ⁵K. C. Chang, T. M. Tsai, T. C. Chang, Y. E. Syu, S. L. Chuang, C. H. Li, D. S. Gan, and S. M. Sze, *Electrochem. Solid-State Lett.* **15**, H65 (2012).
- ⁶S. C. Chen, T. C. Chang, P. T. Liu, Y. C. Wu, P. S. Lin, B. H. Tseng, J. H. Shy, S. M. Sze, C. Y. Chang, and C. H. Lien, *IEEE Electron Device Lett.* **28**, 809 (2007).

- ⁷Y. E. Syu, T. C. Chang, T. M. Tsai, Y. C. Hung, K. C. Chang, M. J. Tsai, M. J. Kao, and S. M. Sze, *IEEE Electron Device Lett.* **32**, 545 (2011).
- ⁸C. T. Tsai, T. C. Chang, S. C. Chen, I. Lo, S. W. Tsao, M. C. Hung, J. J. Chang, C. Y. Wu, and C. Y. Huang, *Appl. Phys. Lett.* **96**, 242105 (2010).
- ⁹T. C. Chen, T. C. Chang, C. T. Tsai, T. Y. Hsieh, S. C. Chen, C. S. Lin, M. C. Hung, C. H. Tu, J. J. Chang, and P. L. Chen, *Appl. Phys. Lett.* **97**, 112104 (2010).
- ¹⁰S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, *IEEE Electron Device Lett.* **18**, 209 (1997).
- ¹¹C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, F. Y. Jian, W. H. Lo, S. H. Ho, C. E. Chen, W. L. Chung, J. M. Shih, G. Xia, O. Cheng, and C. T. Huang, *Appl. Phys. Lett.* **98**, 092112 (2011).
- ¹²C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. C. Chen, C. C. Tsai, S. H. Ho, W. H. Lo, G. Xia, O. Cheng, and C. T. Huang, *IEEE Electron Device Lett.* **31**, 540 (2010).
- ¹³Y. Kim, G. Gebara, M. Freiler, J. Barnett, D. Riley, J. Chen, K. Torres, J. E. Lim, B. Foran, F. Shaapur, A. Agarwal, P. Lysaght, G. A. Brown, C. Young, S. Borthakur, H. J. Li, B. Nguyen, P. Zeitzoff, G. Bersuker, D. Derro, R. Bergmann, R. W. Murto, A. Hou, H. R. Huff, E. Shero, C. Pomarede, M. Givens, M. Mazanec, and C. Werkhoven, *Tech. Dig. - Int. Electron Devices Meet.* **2001**, 20.2.1.
- ¹⁴C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. H. Ho, T. Y. Hsieh, W. H. Lo, C. E. Chen, J. M. Shih, W. L. Chung, B. S. Dai, H. M. Chen, G. Xia, O. Cheng, and C. T. Huang, *Appl. Phys. Lett.* **99**, 012106 (2011).
- ¹⁵S. H. Ho, T. C. Chang, C. W. Wu, W. H. Lo, C. E. Chen, J.-Y. Tsai, G. R. Liu, H. M. Chen, Y. S. Lu, B. W. Wang, T. Y. Tseng, O. Cheng, C. T. Huang, and S. M. Sze, *Appl. Phys. Lett.* **102**, 012103 (2013).
- ¹⁶M. Casse, L. Thevenod, B. Guillaumot, L. Tosti, F. Martin, J. Mitard, O. Weber, F. Andrieu, T. Ernst, G. Reimbold, T. Billon, M. Mouis, and F. Boulanger, *IEEE Trans. Electron Devices* **53**, 759 (2006).
- ¹⁷G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, and G. Ghibaudo, *IEEE Trans. Device Mater. Reliab.* **5**, 5 (2005).
- ¹⁸S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, *J. Appl. Phys.* **93**, 9298 (2003).
- ¹⁹G. Bersuker, J. H. Sim, C. D. Young, R. Choi, P. M. Zeitzoff, G. A. Brown, B. H. Lee, and R. W. Murto, *Microelectron. Reliab.* **44**, 1509 (2004).
- ²⁰A. Kerber, E. Cartier, L. Pantisano, R. Degraeve, T. Kauerauf, Y. Kim, A. Hou, G. Groeseneken, H. E. Maes, and U. Schwalke, *IEEE Electron Device Lett.* **24**, 87 (2003).
- ²¹H. R. Harris, R. Choi, J. H. Sim, C. D. Young, P. Majhi, B. H. Lee, and G. Bersuker, *IEEE Electron Device Lett.* **26**, 839 (2005).
- ²²E. Amat, T. Kauerauf, R. Degraeve, R. Rodriguez, M. Nafria, X. Aymerich, and G. Groeseneken, *IEEE Trans. Device Mater. Reliab.* **9**, 425 (2009).
- ²³G. Zhang, C. Yang, H. M. Li, T. Z. Shen, and W. J. Yoo, in *IEEE 12th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)* (2010), p. 894.
- ²⁴M. Cho, P. Roussel, B. Kaczer, R. Degraeve, J. Franco, M. Aoulaiche, T. Chiarella, T. Kauerauf, N. Horiguchi, and G. Groeseneken, *IEEE Trans. Electron Devices* **60**, 4002 (2013).
- ²⁵C. Hu, S. C. Tam, F. C. Hsu, P.-K. Ko, T. Y. Chan, and K. W. Terrill, *IEEE J. Solid-State Circuits* **20**, 295 (1985).
- ²⁶J. H. Sim, B. H. Lee, C. Rino, S. C. Song, and G. Bersuker, *IEEE Trans. Device Mater. Reliab.* **5**, 177 (2005).
- ²⁷E. Amat, T. Kauerauf, R. Degraeve, R. Rodriguez, M. Nafria, X. Aymerich, and G. Groeseneken, *IEEE Trans. Device Mater. Reliab.* **9**, 454 (2009).
- ²⁸K. T. Lee, C. Y. Kang, O. S. Yoo, C. Rino, B. H. Lee, J. C. Lee, H. D. Lee, and Y. H. Jeong, *IEEE Electron Device Lett.* **29**, 389 (2008).
- ²⁹R. Bellens, P. Heremans, G. Groeseneken, and H. E. Maes, in *IEEE International Reliability Physics Symposium* (1988), p. 8.
- ³⁰D. P. Ioannou, E. Cartier, Y. Wang, and S. Mittl, in *IEEE International Reliability Physics Symposium* (2010), p. 1044.
- ³¹S. E. Rauch, G. La Rosa, and F. J. Guarín, in *IEEE International Reliability Physics Symposium* (2001), p. 399.
- ³²Y. M. Randriamihaja, X. Federspiel, V. Huard, A. Bravaix, and P. Palestri, in *IEEE International Reliability Physics Symposium* (2013), p. XT.1.1.
- ³³X. Li, E. A. Barry, J. M. Zavada, M. Buongiorno Nardelli, and K. W. Kim, *Appl. Phys. Lett.* **97**, 082101 (2010).
- ³⁴A. Bravaix, C. Guerin, V. Huard, D. Roy, J.-M. Roux, and E. Vincent, in *IEEE International Reliability Physics Symposium* (2009), p. 531.
- ³⁵Y. L. Yang, W. Zhang, T. S. Yen, J. J. Hong, J. C. Wong, C. C. Ku, T. H. Wu, T. L. Wang, C. Y. Li, B. T. Wu, S. H. Lin, and W. K. Yeh, *Appl. Phys. Lett.* **104**, 083505 (2014).