An Efficient Tag-Based Routing Algorithm for the Backward Network of a Bidirectional General Shuffle-Exchange Network

in Honor of Frank K. Hwang's 65th Birthday

Chiuyuan Chen and Jing-Kai Lou

*Abstract***— This letter considers the problem of designing efficient routing algorithms for the backward network of a bidirectional general shuffle-exchange network (BNBGSEN for short); switch elements in the network are of size** $k \times k$ **. It has been shown in [1] that the algorithm in [5] can be used to obtain (as many as** *k***) backward control tags for a source** *j* **to get to a destination** *i* **in a BNBGSEN. In this letter, we show that a BNBGSEN has a wonderful property: for each destination** *i***, there are two backward control tags associated with it such that every source** *j* **can get to** *i* **by using one of the two tags. We use this property to derive an efficient tag-based routing algorithm.**

*Index Terms***— Multistage interconnection network, Omega network, shuffle-exchange, tag-based routing algorithm.**

I. INTRODUCTION

T HE purpose of this letter is to derive an efficient tagbased routing algorithm for the backward network of a bidirectional general shuffle-exchange network. Throughout this letter, N' denotes the number of inputs and outputs of the network and all the switch elements are of size $k \times k$.

Shuffle-exchange networks have been proposed as a popular architecture for interconnection networks; see [2], [3], [4], [5], [6]. The *general shuffle-exchange operation* on N' terminals $(k \mid N')$ is the permutation π defined by

$$
\pi(i) = (ki + \left\lfloor \frac{ki}{N'} \right\rfloor) \bmod N', \quad 0 \le i \le N'-1.
$$

A *shuffle-exchange network* is a network with $N' = k^d$ inputs and outputs and each stage consists of the general shuffle on N' terminals followed by N'/k switch elements.
In a multistage interconnection network a r

In a multistage interconnection network, a path from a source to a destination can be described by a sequence of labels that label the successive links on this path. Such a sequence is called a *control tag* [5] or *tag* [1]. The control tag may be used as a header for routing a message: each successive switch element uses the first element of the sequence to route the message, and then discards it.

When N' is a power of k and when the number of stages is exactly $log_k N'$, the shuffle-exchange network is the Omega

Manuscript received November 3, 2005. The associate editor coordinating the review of this letter and approving it for publication was Aleksander Kolarov. This research was partially supported by the National Science Council of the Republic of China under the grant NSC94-2115-M-009-006.

The authors are with the Department of Applied Mathematics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: cy-

Digital Object Identifier 10.1109/LCOMM.2006.04007.

chen@mail.nctu.edu.tw).

network (see [4]) and its control tags depend only on the destination. In [5], Padmanbhan proposed the *general shuffleexchange network* (GSEN), which allows $N' \neq k^d$ and contains exactly $\lceil \log N' \rceil$ stages. Padmanbhan proposed and contains exactly $\lceil \log_k N' \rceil$ stages. Padmanbhan proposed an elegant tag-based routing algorithm for a GSEN and showed that the control tags depend on both the source and the destination when $N' \neq k^d$.
In [1] Chen I in and Ou

In [1], Chen, Liu and Qiu enhanced the GSEN with bidirectional links. Their reason for the enhancement is that although unidirectional links are widely used, bidirectional links also have many applications as suggested in [2]. A bidirectional GSEN can be divided into two dependent networks: the *forward network* and the *backward network*. The forward (backward) network is from the left-hand (right-hand) side of the network to the right-hand (left-hand) side of the network; thus a request in it is sent from left (right) to right (left). The control tags used in the forward (backward) network are called the *forward* (*backward*) *control tags*.

Since a forward network is a GSEN, Padmanbhan's tagbased routing algorithm can be used in it. As for the backward network, Chen et al. [1] implemented a tag-based routing algorithm (call it CLQ-algorithm for convenience) by using the forward tag inversely. More precisely, CLQ-algorithm first runs Padmanbhan's tag-based routing algorithm to derive the forward control tag; then, it runs another procedure to convert the forward control tag into the backward control tag. If the number of stages is $n + 1$, then CLQ-algorithm takes $O(n)$ time to derive the tag for a source j to get to a destination i and takes $O(N^2n)$ time to construct the routing table (a table that contains the backward control tags for routing the $N' \times N'$ pairs of nodes in the backward network).

In this letter, we show that the backward network has a wonderful property: for each destination i , there are two backward control tags associated with it such that every source i can get to i by using one of the two tags. We show that the two tags can be derived in $O(n)$ time. Therefore, it is possible to derive in $O(n)$ time not only a tag for a j to get to i but also the tags for every j to get to i . So, constructing the routing table can be done in $O(N'n)$ time. We summarize below.

Fig. 1. GSEN(2,11,5). The switch elements that can get to $i = 6$ are highlighted; if $j \ge 16$, then j can get to $i = 6$ using the tag 0 0 0 1 0.

II. BIDIRECTIONAL GSEN AND CONVENTIONS

The following definition was given in [1]. A *bidirectional general shuffle-exchange network* $GSEN(k, r, n+1)$ is a $GSEN$ with bidirectional links. The switch elements are aligned in $n+$ 1 stages, labelled $0, 1, \dots, n$. Each stage consists of r switch elements, labelled $0, 1, \dots, r-1$. And each switch element is a $k \times k$ bidirectional crossbar. For example, the network in Figure 1 is $GSEN(2,11,5)$.

Note that in GSEN $(k, r, n + 1)$, there are a total of $N' =$ $k \times r$ ports on each side of a stage, labelled $0, 1, \dots, N' - 1$. The parameters k , r and n satisfy the following equation:

$$
\lceil \log_k(k \cdot r) \rceil = \lceil \log_k N' \rceil = n + 1.
$$

Throughout this letter, in a stage, the switch element labelled 0 is considered to be the successive switch element of the switch element labelled $r - 1$. Also, terminal i (j) is assumed on the left-hand (right-hand) side of the network.

III. OUR ALGORITHM

In this section, we will propose an algorithm to compute the two backward control tags $s_n s_{n-1} \cdots s_0$, $s'_n s'_{n-1} \cdots s'_0$
and a critical value $v(i)$ associated with a given i We will and a critical value $v(i)$ associated with a given i. We will prove that if $j < v(i)$, then j can get to i by using the tag s_n s_{n-1} \cdots s_0 and if $j \ge v(i)$, then j can get to i by using the tag $s'_n s'_{n-1} \cdots s'_0$.
The following observe

The following observations are crucial to our algorithm: At stage 0, only one switch element can get to i . At stage 1, exactly k switch elements can get to i and these switch elements are *consecutive*. At stage 2, exactly k^2 switch elements can get to i and these switch elements are *consecutive*. In general, at stage $\ell, 0 \leq \ell \leq n-1$, exactly k^{ℓ} switch elements can
get to *i* and these switch elements are *consecutive*. Clearly get to i and these switch elements are *consecutive*. Clearly, at stage n (the last stage), all the r switch elements can get to *i*. Since at stage ℓ the switch elements that can get to *i* are consecutive, we only need to store the label of the first are consecutive, we only need to store the label of the first one. Let C_{ℓ} denote this label. Clearly, we have $C_{\ell} = i \times k^{\ell}$ (mod r). A critical value $v(i)$ associated with i is defined to be $v(i) = C_n \times k$. The following is our algorithm.

BACKWARD-CONTROL-TAGS.

Input: i on the left-hand side of a bidirectional $GSEN(k, r, n+1).$

Output: The critical value $v(i)$ and the two backward control tags s_n s_{n-1} \cdots s_0 and s'_n s'_{n-1} \cdots s'_0 associated with *i* with i .

- 1. /* Compute C_0, C_1, \cdots, C_n . */ for $\ell = 0$ to *n* do
 $C_{\ell} \leftarrow i \times k^{\ell}$ $C_{\ell} \leftarrow i \times k^{\ell} \pmod{r};$ 2. /* Compute the critical value $v(i)$. */
- $v(i) \leftarrow C_n \times k;$ 3. /* Compute F_0 , F_1 , \cdots , F_n

\n- \n 5.
$$
f
$$
 Compute F_0, F_1, \dots, F_n .\n
\n- \n if $(r - C_{n-1}) \times k \geq r$ then\n
	\n- begin
	\n- end
	\n- end
	\n- end
	\n\n
\n
\n\n- 4. $f^* \text{ Compute the tag } s'_n \text{ } s'_{n-1} \dots s'_0 \dots * f \\ s'_0 \leftarrow \left\lfloor \frac{i}{r} \right\rfloor; \n \end{array} \right| \text{;} \\ s'_0 \leftarrow \left\lfloor \frac{i}{r} \right\rfloor; \n \end{array} \right| \text{;} \end{array} \text{;} \end{array} \right| \text{;} \end{array} \end{$

Again, take Figure 1 as an example. Suppose $i = 6$. Then $C_0 = 6, C_1 = 1, C_2 = 2, C_3 = 4, C_4 = 8, v(i) = 16,$ $F_0 = 0, F_1 = 0, F_2 = 0, F_3 = 0, F_4 = 1$. Thus

$$
s_4 \ s_3 \ s_2 \ s_1 \ s_0 = 1 \ 0 \ 0 \ 1 \ 0, \quad s'_4 \ s'_3 \ s'_2 \ s'_1 \ s'_0 = 0 \ 0 \ 0 \ 1 \ 0.
$$

It is not difficult to verify that: if $j < 16$, then j can get to 6 by using the tag **1 0 0 1 0**; if $j \ge 16$, then j can get to 6 by using the tag **00010**.

Recall that there are a total of N' ports on each side of a stage, labelled $0, 1, \dots, N' - 1$. A port R consists of two parts: the number y of the switch element where R is located, and the sub port number z in the switch element where R is located; see [1]. R and y and z satisfy $R = k \cdot y + z$. The following result was proved in [1].

Lemma 1: [1] Suppose port u of stage $\ell - 1$ and port v of stage ℓ are connected by a link, where $u = k \cdot y_1 + z_1$ and $v = k \cdot y_2 + z_2$. Then $z_2 = |k \cdot u|$ $v = k \cdot y_2 + z_2$. Then $z_2 = \left\lfloor \frac{k \cdot u}{N'} \right\rfloor$.
Thus we have

Thus we have

Lemma 2: Let u, v, y_1, z_1, y_2, z_2 be defined as in Lemma 1 and consider the switch elements labelled y_1 and y_2 . Then the backward control tag for y_2 to get to y_1 (or for y_2 to get to *u*) is z_2 ; moreover, $z_2 = \left\lfloor \frac{u}{r} \right\rfloor$.
Proof: Clearly the tag is z_2 .

Proof: Clearly, the tag is z_2 . Since $N' = k \times r$, by Lemma $1, z_2 = \left\lfloor \frac{u}{r} \right\rfloor.$

We now prove that

Lemma 3: If $j = v(i)$, then j can get to i by using the tag $s'_{n} s'_{n-1} \cdots s'_{0}.$
Proof: If $i-$

Proof: If $j = v(i)$, then j can get to i via switch elements labelled C_n , C_{n-1} , \cdots , C_0 . For each ℓ , $1 \leq \ell \leq n$, C_{ℓ} is linked to C_{ℓ} , via sub port 0 of C_{ℓ} , sub port 0 of C_{ℓ} , is linked to $C_{\ell-1}$ via sub port 0 of $C_{\ell-1}$. Sub port 0 of $C_{\ell-1}$ is port u of $C_{\ell-1}$, where $u = k \times C_{\ell-1}$. Thus by Lemma 2, the tag for C_{ℓ} to get to $C_{\ell-1}$ is $\left\lfloor \frac{k \times C_{\ell-1}}{r} \right\rfloor$. Also by Lemma 2, the tag for C_0 to get to i is $\left[\frac{i}{r}\right]$. In Step 3, we set $s'_0 = \left[\frac{i}{r}\right]$ and $s'_\ell = \left\lfloor \frac{k \times C_{\ell-1}}{r} \right\rfloor$, for $\ell = 1, 2, \cdots, n$. Hence the lemma.

Lemma 4: If $j > v(i)$, then j can get to i by using the tag $s'_{n} s'_{n-1} \cdots s'_{0}$.
Proof: Note

Proof: Note that $k^n < N' \leq k^{n+1}$. Set $d = j - v(i)$ for easy writing. Then $0 < d \le N' - 1$. Thus $0 < \frac{d}{k^{n-\ell+1}} \le \frac{N'-1}{k''-1} \le \frac{N'-1}{k''} k^{\ell} < k^{\ell}$ and therefore $0 \le \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor < k^{\ell}$. Note that j can get to i via switch elements labelled C_n + $\begin{array}{c} \left[\frac{d}{b}\right], C_{n-1} + \left[\frac{d}{b^2}\right], C_{n-2} + \left[\frac{d}{b^3}\right], \cdots, C_{\ell} + \left[\frac{d}{b^{n-\ell+1}}\right], \cdots, \\ C_{n+\ell} + \left[\frac{d}{b^{n-\ell+1}}\right], C_{n+\ell+1} - \frac{d}{b^{n-\ell+1}} \end{array}$ The connection of a GSEN ensures $\widetilde{C_1} + \left[\frac{d}{k^n}\right]$, $C_0 + \left[\frac{d}{k^{n+1}}\right]$. The connection of a GSEN ensures $k_1 + \lfloor \frac{k}{k^n} \rfloor$, $k_0 + \lfloor \frac{k}{k^{n+1}} \rfloor$. The connection of a GSEN chistres
that if C_{ℓ} , $1 \leq \ell \leq n$, is connected to $C_{\ell-1}$ via sub port
 ∞ then $C_{\ell+1} - \frac{d}{n-1}$ is connected to $C_{\ell+1} + \frac{d}{n-1}$ via z₂, then $C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor$ is connected to $C_{\ell-1} + \left\lfloor \frac{d}{k^{n-\ell+2}} \right\rfloor$ via sub port z_2 . By Lemma 2, the tag for $C_\ell + \left[\frac{d}{k^{n-\ell+1}}\right]$ to get to C_{ℓ} , $+ \left[\frac{d}{k^{n-\ell+1}}\right]$ is z_2 ; by Lemma 3, $z_2 = c'$. Note that to $C_{\ell-1} + \left\lfloor \frac{d}{k^{n-\ell+2}} \right\rfloor$ is z₂; by Lemma 3, z₂ = s'_l. Note that $0 < \frac{d}{k^{n+1}} \leq \frac{N'-1}{N'} < 1$. Thus $C_0 + \left\lfloor \frac{d}{k^{n+1}} \right\rfloor = C_0$. By Lemma 3 the tag for C_0 to get to *i* is s' . Hence the lemma 3, the tag for C_0 to get to i is s'_0 . Hence the lemma.

Lemma 5: If $j < v(i)$ and $(r - C_{n-1}) \times k \ge r$, then j can get to i by using the tag s_n s_{n-1} \cdots s_0 .

Proof: Set $d = j - v(i) + N'$ for easy writing. Then j can get to *i* via switch elements labelled $C_n + \left\lfloor \frac{d}{k} \right\rfloor - r$, $C_{n-1} + \left\lfloor \frac{d}{k^2} \right\rfloor$,
 $C_{n-1} + \left\lfloor \frac{d}{k^2} \right\rfloor$, $C_n + \left\lfloor \frac{d}{k^2} \right\rfloor$, $C_n + \left\lfloor \frac{d}{k^2} \right\rfloor$, $C_{n-2}+\left[\frac{d}{k^3}\right], \cdots, C_{\ell}+\left[\frac{d}{k^{n-\ell+1}}\right], \cdots, C_1+\left[\frac{d}{k^n}\right], C_0+\left[\frac{d}{k^{n+1}}\right].$
The connection of a GSEN ensures that if C is connected The connection of a GSEN ensures that if C_n is connected
to C_{n-1} via sub port z_0 , then $C_{n-1} \vert \frac{d}{r} \vert = r$ is connected to to C_{n-1} via sub port z_2 , then $C_n + \left\lfloor \frac{d}{k} \right\rfloor - r$ is connected to $C_{n+1} + \left\lfloor \frac{d}{k} \right\rfloor$ via sub port $z_2 + 1$ (mod k). By Lemma 2, the $C_{n-1} + \left\lfloor \frac{d}{k^2} \right\rfloor$ via sub port $z_2 + 1 \pmod{k}$. By Lemma 2, the tag for $\overline{C_n} + \left[\frac{d}{k}\right] - r$ to get to $C_{n-1} + \left[\frac{d}{k^2}\right]$ is $z_2 + 1 \pmod{k}$.
By Lemma 3, $z_2 = s'$ In our algorithm, we set $F = 1$ and By Lemma 3, $z_2 = s'_n$. In our algorithm, we set $F_n = 1$ and set $s_n = s' + F_n$ (mod k). Thus $s_n = z_2 + 1$ (mod k) set $s_n = s'_n + F_n \pmod{k}$. Thus $s_n = z_2 + 1 \pmod{k}$.
Again the connection of a GSEN ensures that if $C_1 \leq k \leq k$ Again, the connection of a GSEN ensures that if C_{ℓ} , $1 \leq \ell \leq n-1$ is connected to C_{ℓ} , yis sub port z_0 then $C_{\ell} + \lfloor \frac{d}{z} \rfloor$ $n-1$, is connected to $C_{\ell-1}$ via sub port z_2 , then $C_{\ell} + \frac{d}{k^{n-\ell+1}}$
is connected to C_{ℓ} , $+ \frac{d}{k^{n-\ell+1}}$ via sub port z_2 . By Lemma is connected to $C_{\ell-1} + \left\lfloor \frac{d}{k^{n-\ell+2}} \right\rfloor$ via sub port z_2 . By Lemma 2, the tag for $C_{\ell} + \left[\frac{d}{k^{n-\ell+1}}\right]$ to get to $C_{\ell-1} + \left[\frac{d}{k^{n-\ell+2}}\right]$ is z_2 . By Lemma 3, $z_2 = s'_\ell$. In our algorithm, we set $F_\ell = 0$
and set $s_\ell = s' + F_\ell \pmod{k}$. Thus $s_\ell = z_2$. Note that and set $s_\ell = s'_\ell + F_\ell \pmod{k}$. Thus $s_\ell = z_2$. Note that $0 < \frac{d}{d} < \frac{N'-1}{2} < 1$. Thus $C_1 + \frac{d}{d} = C_2$. By Lamma $0 < \frac{d}{k^{n+1}} \leq \frac{N'-1}{N'} < 1$. Thus $C_0 + \left\lfloor \frac{d}{k^{n+1}} \right\rfloor = C_0$. By Lemma 3, the tag for C_0 to get to *i* is s'. In our algorithm, we set 3, the tag for C_0 to get to i is s'_0 . In our algorithm, we set $F_e = 0$ and set $s_0 = s' + F_0 \pmod{k}$. Thus $s_0 = s'$ We $F_{\ell} = 0$ and set $s_0 = s'_0 + F_0 \pmod{k}$. Thus $s_0 = s'_0$. We now have this lemma.

Lemma 6: If $j < v(i)$ and $(r - C_{n-1}) \times k < r$, then j can get to i by using the tag s_n s_{n-1} \cdots s_0 .

Proof: Set $d = j - v(i) + N'$ for easy writing. Then j can get to *i* via switch elements labelled L_n , L_{n-1} , \cdots , L_{ℓ} , \cdots , L_1 , L_0 , where

$$
L_n = C_n + \left\lfloor \frac{d}{k} \right\rfloor - r
$$

and for $\ell = n - 1, n - 2, \dots, 0$,

$$
L_{\ell} = \begin{cases} C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor & \text{if } C_{\ell} + k^{\ell} \leq r, \\ C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor - r & \text{if } C_{\ell} + k^{\ell} > r. \end{cases}
$$

The connection of a GSEN ensures that if C_n is connected to C_{n-1} via sub port z_2 , then L_n is connected to L_{n-1} via sub port $z_2 + 1 \pmod{k}$. By Lemma 2, the tag for L_n to get to L_{n-1} is $z_2 + 1 \pmod{k}$. By Lemma 3, $z_2 = s'_n$.

Note that $C_n + k^n > r$. Thus our algorithm sets $F_n = 1$. Since our algorithm sets $s_n = s'_n + F_n \pmod{k}$, clearly $s_n = z_2 + 1 \pmod{k}$. Again, the connection of a GSEN ensures that if C_{ℓ} , $1 \leq \ell \leq n-1$, is connected to $C_{\ell-1}$ via
sub port z_0 , then L_{ℓ} is connected to L_{ℓ} , via sub port z_0 if sub port z_2 , then L_{ℓ} is connected to $L_{\ell-1}$ via sub port z_2 if $L_{\ell} = C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor$ and via sub port $z_2+1 \pmod{k}$ if $L_{\ell} = C_{\ell+1} - \frac{d}{k^{n-\ell+1}}$. Thus by Lamma 2, the tag for L_i to get to $C_{\ell} + \left\lfloor \frac{d^{2n}}{k^{n-1}+1} \right\rfloor - r$. Thus by Lemma 2, the tag for L_{ℓ} to get to L_{ℓ} is z_0 if $L_{\ell} - C_{\ell} + \left\lfloor \frac{d}{k^{n-1}} \right\rfloor$ and is $z_0 + 1 \pmod{k}$ if $L_{\ell-1}$ is z_2 if $L_{\ell} = C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor$ and is $z_2 + 1 \pmod{k}$ if $L_{\ell} = C_{\ell+1} - \frac{d}{k} - \sum_{k=1}^{\infty} \text{log} \frac{1}{k}$ emma 3. $z_2 = e'$ Our algorithm $L_{\ell} = C_{\ell} + \left[\frac{d}{k^{n-\ell+1}}\right] - r$. By Lemma 3, $z_2 = s'_n$. Our algorithm sets $F_{\ell} = 0$ if $C_{\ell} + k^{\ell} \le r$ (i.e., if $L_{\ell} = C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor$), sets $F_{\ell} = 1$ if $C_{\ell} + k^{\ell} > r$ (i.e., if $L_{\ell} = C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor - r$) and sets $F_{\ell} = 1$ if $C_{\ell} + k^{\ell} > r$ (i.e., if $L_{\ell} = C_{\ell} + \left[\frac{d}{k^{n-\ell}+1}\right] - r$) and sets $s_{\ell} = s'_{\ell} + F_{\ell} \pmod{k}$. Thus $s_{\ell} = z_2$ if $L_{\ell} = \tilde{C}_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor$ and $s_{\ell} = z_2 + 1 \pmod{k}$ if $L_{\ell} = C_{\ell} + \left\lfloor \frac{d}{k^{n-\ell+1}} \right\rfloor - r$. Note that $0 < \frac{d}{k^{n+1}} \leq \frac{N'-1}{N'} < 1$. Thus $L_0 = C_0$. By Lemma 3, the tag for L_0 to get to *i* is s' . Note that $C_0 + k^0 \leq r$. Thus the tag for L_0 to get to i is s'_0 . Note that $C_0 + k^0 \le r$. Thus
our algorithm sets $E_2 = 0$ and set $s_0 = s' + E_2 \pmod{k}$ our algorithm sets $F_0 = 0$ and set $s_0 = s'_0 + F_0 \pmod{k}$.
Thus $s_0 = s'_1$ We now have this lemma. Thus $s_0 = s'_0$. We now have this lemma.

The following is our main result:

Theorem 7: If $j < v(i)$, then j can get to i by using the tag s_n s_{n-1} \cdots s_0 ; if $j \ge v(i)$, then j can get to i by using the tag $s'_n s'_{n-1} \cdots s'_0$. Moreover, it takes $O(n)$ time to compute $v(i)$ and the two tags $v(i)$ and the two tags.

Proof: Since k^{ℓ} can be computed from $k^{\ell-1}$ by $k^{\ell} =$ $k \cdot k^{\ell-1}$, it takes $O(1)$ time to compute k^{ℓ} . So, it takes $O(n)$ time to compute $v(i)$ and the two tags. This theorem now follows from Lemma 3, Lemma 4, Lemma 5 and Lemma 6.

The following is the routing table for GSEN(2, 11, 5), which is generated by a computer program implemented from our algorithm.

REFERENCES

- [1] Z. Chen, Z. Liu and Z. Qiu, "Bidirectional shuffle-exchange network and tag-based routing algorithm," *IEEE Commun. Lett.*, vol. 7, no. 3, pp. 121-123, Mar. 2003.
- [2] M. Gerla, E. Leonardi, F. Neri, and P. Palnati, "Routing in the bidirectional shufflenet," *IEEE/ACM Trans. Networking*, vol. 9, no. 1, pp. 91-103, Feb. 2001.
- [3] F. K. Hwang, "The mathmatical theory of nonblocking switching networks," *Series on Applied Mathematics*, vol. 15, ch. 1, pp. 12-22, 2004.
- [4] D. H. Lawrie, "Access and alignment of data in an array processor," *IEEE Trans. Comput.*, vol. 24, no. 12, pp. 1145-1155, Dec. 1975.
- [5] K. Padmanabham, "Design and analysis of even-sized binary shuffleexchange networks for multiprocessors," *IEEE Trans. Parallel and Distrib. Syst.*, vol. 2, no. 4, pp. 385-397, Oct. 1991.
- [6] R. Ramaswami, "Multi-wavelength lightwave networks for computer communication," *IEEE Commun. Mag.*, vol. 31, no. 2, pp. 78-88, Feb. 1993.