

# Electrical Enhancement of Solid Phase Crystallized Poly-Si Thin-Film Transistors with Fluorine Ion Implantation

Chun-Hao Tu, a Ting-Chang Chang, b, \*, z Po-Tsun Liu, Chih-Hung Chen, Che-Yu Yang, Yung-Chun Wu, Hsin-Chou Liu, Li-Ting Chang, Chang, Chia-Chou Tsai, Simon M. Sze, and Chun-Yen Chang

Solid phase recrystallized polycrystalline silicon thin-film transistors (SPC poly-Si TFTs) with fluorine ion implantation were investigated in this study. Electrical characteristics and reliability of the proposed poly-Si TFTs were improved effectively, especially for field effect mobility and off current. The fluorine-ion-implanted poly-Si TFT can suppress the hot carrier multiplication near the drain side, leading to superior endurance to electrical stress compared with conventional poly-Si TFTs. It was found that fluorine ions will pile up at the poly-Si interface during thermal annealing, without the initial deposition of pad oxide. The proposed technology is manageable and compatible with conventional poly-Si TFT fabrication. As the ion dosages increase more than  $5 \times 10^{15}$  cm<sup>-2</sup>, however, the electrical characteristics of poly-Si TFTs were degraded due to the increase of trap state density caused by the fluorine segregation in the poly-Si film.

© 2006 The Electrochemical Society. [DOI: 10.1149/1.2214468] All rights reserved.

Manuscript submitted November 15, 2005; revised manuscript received April 24, 2006. Available electronically July 5, 2006.

In recent years polycrystalline silicon thin-film transistors (poly-Si TFTs) have been widely used in many applications, especially for active matrix liquid phase crystal displays (AMLCDs). The major attraction of the poly-Si TFTs in AMLCDs lies in the greatly improved carrier mobility. In addition, the capabilities of integrating the pixel switching elements, panel array, and peripheral driving circuit on the same substrates are also attractive. 3-5 Application of the poly-Si TFTs enables the fabrication of peripheral circuit and TFT array on the same glass substrate. The process complexity can be greatly simplified and the cost also can be reduced. TFT arrays with high density, high resolution, and high aperture ratio can be realized by using poly-Si TFTs as pixel switching elements. The channel width of poly-Si TFT devices can be scaled down while meeting the same pixel driving requirements as in a-Si TFT AML-CDs. For making high-performance poly-Si TFTs, low-temperature technology is required for the realization of commercial flat-panel displays (FPDs) on inexpensive glass substrate, because the maximum process temperature is limited to less than 600°C. The solid phase crystallization (SPC) process is widely used to recrystallize Si film due to its low cost and high uniformity in grain size. However, the SPC process, requiring 24–48 h, is a time-consuming procedure, which obviously affects the throughput and thermal budget of fabrication processes. Besides, the lower field effect mobility  $(\mu_{FE})$ limits the development for SPC poly-Si TFTs, and the poly-Si TFTs suffer from undesirable leakage current from trap states at the grain boundaries. Based on these issues of poly-Si TFTs, several processes have been applied to reduce the trap states and enhance the electrical characteristics.<sup>6,7</sup> Hydrogen plasma treatment is a widely used method to passivate the trap states to avoid undesirable leakage current, <sup>8</sup> but it is difficult to control the hydrogen concentration in the poly-Si film. Recently, fluorine ion implantation has been applied to improve the electrical characteristics by eliminating the defects in the grain boundary. 9,10 The main purpose for fluorine ion implantation is to passivate the undesirable strain bonds at the interface between poly-Si and SiO<sub>2</sub>. It was found that the fluorine piled up at the interface between the poly-Si and the oxide, eliminating the strain bonds, and can be the terminators of dangling bonding in poly-Si. In addition, the stronger Si-F bonds can replace weaker

Si-H and Si-Si bonds and exhibit superior electrical reliability

against dc stress, compared to standard poly-Si TFT counterparts.

However, previous reports indicate the need for an additional oxide layer deposition and an additional thermal annealing. These extra

steps will increase the difficulty for fabrication of the poly-Si TFTs. In this work the electrical behavior of SPC fluorine-ion-

implanted poly-Si TFTs was investigated comprehensively. The a-Si layer was deposited by using a low-pressure chemical vapor

deposition (LPCVD) system. In addition, a simple recrystallization

process was performed without the need of an initial pad oxide

Experimental

A 50 nm thick, undoped a-Si layer was deposited on an oxidecoated silicon wafer by a LPCVD system. Then the fluorine ions

deposition, in contrast to the prior art.

<sup>&</sup>lt;sup>a</sup>Institute of Electronics, and <sup>c</sup>Department of Photonics and Display Institute, National Chiao Tung University, Hsin-Chu, Taiwan

<sup>&</sup>lt;sup>b</sup>Department of Physics and Institute of Electro-Optical Engineering, Center for Nanoscience and Nanotechnology, National Sun Yat-set University, Taiwan

<sup>&</sup>lt;sup>d</sup>Department of Materials Science and Engineering, National Tsing Hua University, Hsin-Chu, Taiwan,


were implanted into the a-Si layer without initial deposition of the pad oxide layer. The ion implantation conditions were ion accelerating energy 11 keV and the dosages  $5 \times 10^{13}$ ,  $5 \times 10^{14}$ , and  $5 \times 10^{15}$  cm<sup>-2</sup>, respectively. The recrystallization process for the amorphous silicon (a-Si) film, with and without fluorine ion implantation, is performed by a thermal furnace at 600°C for 24 h in N<sub>2</sub> ambient. After patterning the Si active regions, a 50 nm thick tetraethylorthosilicate (TEOS) layer and a 200 nm thick poly-Si film

AI Poly-Si gate 200 nm Gate oxide 50 nm  $\mathbf{n}^{+}$ F ions Implanted Poly-Si 50 nm **Buffer** oxide

Figure 1. The cross section of F-ion incorporated poly-Si TFT structure.

<sup>\*</sup> Electrochemical Society Active Member.

<sup>&</sup>lt;sup>z</sup> E-mail: tcchang@mail.phys.nsysu.edu.tw




**Figure 2.** Transfer characteristics of the standard and the fluorine-implanted poly-Si TFTs with F ion implantation dosage of  $5 \times 10^{13}$  cm<sup>-2</sup>. (*W/L* =  $10 \mu m/10 \mu m$ ).


were deposited by LPCVD. The doping procedure of poly-Si gate electrode and source/drain was implemented simultaneously by the  $P_{31}^{+}$  ion implantation with accelerating energy of 17 keV and 5  $\times$   $10^{15}~\rm cm^{-2}$  dosage. Dopant activation was realized by the following deposition of a TEOS passivation layer using LPCVD at 700°C for 3 h. The contact holes were patterned by buffer oxide etching (BOE) solution. The aluminum layer was deposited and then patterned as metal electrode pads. Finally, the devices were sintered in a thermal furnace at 350°C for 30 min. The poly-Si TFT device cross section is shown in Fig. 1.

## **Results and Discussion**

This work first investigates the electrical properties of fluorine-ion-implanted poly-Si TFTs. Figure 2 illustrates the transfer characteristics of poly-Si TFT with fluorine ion implantation at an ion dosage of 5  $\times$  10<sup>13</sup> cm<sup>-2</sup> and a typical poly-Si TFT. Figure 2 summarizes major electrical parameters of the poly-Si TFT devices. The threshold voltage ( $V_{\rm TH}$ ) is given by the gate voltage which yields the drain current ( $I_{\rm DS}$ ) ( $I_{\rm DS}=10~{\rm nA}\times W/L$ ). The electrical characteristics are improved with a fluorine implantation dosage 5  $\times$  10<sup>13</sup> cm<sup>-2</sup>, especially for the  $\mu_{\rm FE}$  and  $V_{\rm TH}$ . The value of  $\mu_{\rm FE}$  for the fluorine-implanted poly-Si TFT is higher than 53.82 cm²/Vs. The decrease of  $V_{\rm TH}$  benefits the proposed poly-Si TFT application on electronics. Also, the on current of the fluorine-incorporated poly-Si TFTs is significantly enhanced. The  $I_D$ - $V_D$  output character-




**Figure 3.** Output characteristics of the standard and the fluorine-implanted poly-Si TFTs with F ion implantation dosage of  $5 \times 10^{13}$  cm<sup>-2</sup>. (*W/L* =  $10 \ \mu \text{m}/10 \ \mu \text{m}$ ).




**Figure 4.** Activation energy  $(E_A)$  of the standard and the fluorine-implanted poly-Si TFTs with F ion implantation dosage of  $5\times 10^{13}~\rm cm^{-2}$  at  $V_D=5~\rm V$ .

istic is shown in Fig. 3, exhibiting the great improvement at a drain current of the fluorine-ion-implanted poly-Si TFTs at  $V_G = 4$ , 7, and 10 V, respectively. Figure 4 shows the activation energy  $(E_A)$  of drain current as a function of gate voltage measured at  $V_D = 5$  V for the standard and the fluorine-ion-implanted poly-Si TFTs.  $E_A$  was obtained by the measurement of  $I_D$ – $V_G$  characteristics at temperatures ranging from 20 to 150°C.  $E_A$  represents the carrier transportability, which is related to the barrier height in the poly-Si channel. <sup>11</sup> The  $E_A$  of off-state current is increased and the  $E_A$  of on-state current is reduced for the fluorine-ion-implanted poly-Si TFT, implying that fluorine implantation alters the trap state density. The fluorine ions effectively piled up at the poly-Si interface without pad oxide deposition, as demonstrated in Fig. 5, the secondary ion mass spectroscopic (SIMS) analysis. The ostensibly oxidized Si layer supplies fluorine ions a driving force to segregate at the surface during thermal processes. Hence, no extra thermal annealing steps were needed to segregate fluorine ions at the surface as compared with prior reports. It has been reported that the deep trap states can be eliminated effectively by using fluorine ion implantation, leading to the reduced  $V_{\rm TH}$  in n-channel poly-Si TFTs. In this work, a minimum of  $V_{\mathrm{TH}}$  is obtained with an optimal fluorine ion implantation dosage of  $5 \times 10^{13} \text{ cm}^{-2}$ .

To investigate device reliability, the poly-Si TFTs were bias stressed at  $V_D = 20$  V and  $V_G = 20$  V for varied time durations of 100, 200, 600, and 1000 s. More moderate threshold voltage variation ( $\Delta V_{\rm TH}$ ) was obtained in the fluorine-ion-implanted poly-Si




**Figure 5.** SIMS analysis of fluorine-implanted a-Si film with dosage of 5  $\times$  10<sup>13</sup> cm<sup>-2</sup> after solid phase recrystallization process.




**Figure 6.** Threshold voltage variation vs stress duration for the standard and fluorine-implanted poly-Si TFTs with F ion implantation dosage of  $5 \times 10^{13}$  cm<sup>-2</sup>.

TFTs than that in the standard poly-Si TFTs, as shown in Fig. 6. Hot carrier multiplication near the drain side causes the degradation of  $V_{\rm TH}$ ,  $I_{\rm ON}$ , and subthreshold swing (S.S.). It has been reported that the hot-carrier-stress-induced degradation is attributed to the following two possible cases: the generation of gate oxide/poly-Si interface states and formation of Si–Si or Si–H weak bonds in the poly-Si channel. <sup>12,13</sup> The fluorine ions terminate the Si dangling bonds, and the stronger Si–F bonding possesses superior endurance against hot carrier stress, thereby exhibiting enhanced reliability. Figures 7 and 8 separately show the  $\Delta I_{\rm ON}$  and  $\Delta_{S.S}$  of poly-Si TFTs after dc bias stress. Because the strong Si–F bonds prevent the generation of Si dangling bonds, the fluorine-ion-implanted poly-Si TFT can suffer less degradation of  $V_{\rm TH}$ ,  $I_{\rm ON}$ , and S.S. compared to the conventional poly-Si TFT.

Electrical properties of the fluorine-ion-implanted poly-Si TFT with heavy implantation dosages were also studied in this work. Figure 9 shows the electrical properties of poly-Si TFTs with various fluorine ion implantation dosages. Table I summarizes the key electrical parameters. It is found that the electrical characteristics of ploy-Si TFT are degraded as the implantation dosage increases, especially for the case of  $5 \times 10^{15}$  cm<sup>-2</sup>. The  $\mu_{FE}$ ,  $V_{TH}$ , and S.S. are all degraded for higher fluorine ion implantation dosage, as compared to the standard poly-Si TFT. With the fluorine implantation dosages higher than Si solid solubility, the trap state density could be increased significantly as the implantation dosage increases. The segregated fluorine ions in the poly-Si channel will not passivate the trap states but generate additional defects to degrade the electrical properties. In addition, the fluorine ions are prone to accumulate and



**Figure 7.** On-current variation vs stress time for the standard and fluorine-implanted poly-Si TFTs with implantation dosage of  $5 \times 10^{13}$  cm<sup>-2</sup>.




**Figure 8.** Subthreshold swing variation vs stress duration for the standard and fluorine-implanted poly-Si TFTs with F ion implantation dosage of 5  $\times$  10<sup>13</sup> cm<sup>-2</sup>.

form more fluorine clusters during the sequent fabrication process, even worsening the electrical characteristics.  $^{14,15}$ 

It is thought that one of the possible causes for the electrical improvement of the poly-Si TFTs might be from the enhancement in the recrystallized poly-Si grain size after ion implantation. However, the possibility does not appear in this work. The SEM image shown in Fig. 10 apparently reveals a little difference in grain size between the poly-Si film with and without fluorine ion implantation. Therefore, it is reasonable to believe that the electrical characteristics of the fluorine-ion-implanted poly-Si TFTs are less dependent on the poly-Si grain size. We conclude that the incorporation of fluorine in poly-Si film plays a critical role in the electrical improvement of the fluorine-ion-implanted poly-Si TFT.

### Conclusion

In this work it has been found that electrical characteristics of the poly-Si TFT are enhanced greatly with an optimum implantation dose of  $5\times10^{13}$  cm $^{-2}$  by decreasing the trap state density. Significant improvements in field effect mobility and electrical reliability have been obtained, presumably due to the formation of stronger Si–F bonds instead of weak Si–Si and Si–H bonds in the poly-Si layer. The F-incorporated poly-Si TFTs thereby can possess higher hot carrier endurance and improve device reliability. With the fluorine implantation dosages higher than Si solid solubility, the trap state density could be increased significantly as the implantation dosage increases. The segregated fluorine ions in the poly-Si channel do not passivate the trap states but generate additional defects to degrade the electrical properties. The proposed technology with



**Figure 9.** Transfer characteristics of the standard and fluorine-implanted poly-Si TFTs with various F ion implantation dosages.

Table I. Critical electrical parameters for the standard and the F-ion-implanted poly-Si TFTs with various implantation dosages.

	$\begin{array}{c} \mu_{FE} \\ (cm^2/V \ s) \end{array}$		S.S. (V/dec)	$I_{\rm ON}/I_{\rm OFF} \atop (10^6)$	$Nt (10^{12} \text{ cm}^{-2})$
Standard	19.74	6.24	1.20	26.01	9.48
F dose $5 \times 10^{13} \text{ cm}^{-2}$	54.48	4.78	0.97	87.62	8.37
F dose $5 \times 10^{14} \text{ cm}^{-2}$	48.12	6.69	1.13	67.31	9.17
F dose $5 \times 10^{15} \text{ cm}^{-2}$	15.17	10.36	1.62	1.94	10.90

fluorine ion implantation in poly-Si is practicle and compatible with the conventional poly-Si TFT processes, potentially applicable for AMLCDs.

## Acknowledgment

This work was performed at National Nano Device Laboratory and was supported by the National Science Council of the Republic of China under contract no. NSC94-2215-E009-063, NSC94-2215-E009-031, and NSC94-2120-M-110-005. Also, this work was partially supported by MOEA Technology Development for Academia, project no. 94-EC-17-A-07-S1-046.

National Sun Yat-Sen University assisted in meeting the publication costs of this article.

#### References

- J. Hanari, J. Soc. Inf. Disp., 10, 53 (2002).
  Y. Oana, J. Soc. Inf. Disp., 9, 169 (2001).

- K. Nakazawa, J. Appl. Phys., 69, 1703 (1991).
  T. J. King and K. C. Saraswat, IEEE Electron Device Lett., 13, 309 (1992).
  H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, Tech. Dig. Int. Electron Devices Meet., 91, 563
- 6. F. S. Wang, M. J. Tsai, and H. C. Cheng, IEEE Electron Device Lett., 16, 503 (1995).




Figure 10. SEM image of the poly-Si film, with and without fluorine ion implantation.

- Y. S. Lee, H. Y. Lin, T. F. Lei, T. Y. Huang, T. C. Chang, and C. Y. Chang, Jpn. J. Appl. Phys., Part 1, 37, 3900 (1998).
- 8. I. W. Wu, A. G. Lewis, T. Y. Huang, and A. Chiang, IEEE Electron Device Lett., 10, 2061 (1993).
- H. N. Chern, C. L. Lee, and T. F. Lei, *IEEE Trans. Electron Devices*, 41, 698 (1994).
- 10. J. W. Park, B. T. Ahn, and K. Lee, Jpn. J. Appl. Phys., Part 1, 34, 1436 (1995).
- 11. C. L. Fan and M. C. Chen, Electrochem. Solid-State Lett., 5, 75 (2002).
- 12. S. Banerjee, R. Sundaresan, H. Shichijo, and S. Malhi, IEEE Trans. Electron Devices, 35, 152 (1988).
- 13. M. Hack, A. G. Lewis, and I. W. Wu, IEEE Trans. Electron Devices, 40, 890 (1993).
- 14. T. Sands, J. Ishburn, E. Myers, and D. K. Sadana, Nucl. Instrum. Methods Phys. Res. B, B7/8, 337 (1985).
- 15. R. Galloni, R. Rizzoli, A. Nylandsted-Larsen, and S. Yu Shiryaev, Nucl. Instrum. Methods Phys. Res. B, B19/20, 466 (1987).