

# Native-NMOS-Triggered SCR With Faster Turn-On Speed for Effective ESD Protection in a 0.13- $\mu\text{m}$ CMOS Process

Ming-Dou Ker, *Senior Member, IEEE*, and Kuo-Chun Hsu, *Member, IEEE*

**Abstract**—In order to quickly discharge the electrostatic discharge (ESD) energy and to efficiently protect the ultrathin gate oxide, a novel native-negative-channel metal oxide semiconductor (NMOS)-triggered silicon-controlled rectifier (NANSCR) is proposed for on-chip ESD protection in a 0.13- $\mu\text{m}$  complementary metal oxide semiconductor (CMOS) process with a voltage supply of 1.2 V. The proposed NANSCR can be designed for the input, output, and power-rail ESD protection circuits without latchup danger. A new whole-chip ESD protection scheme realized with the proposed NANSCR devices is also demonstrated with the consideration of pin-to-pin ESD stress. From the experimental results, the trigger voltage, holding voltage, turn-on resistance, turn-on speed, and charged-device-model (CDM) ESD level of NANSCR can be greatly improved, as compared with the traditional low-voltage-triggering SCR (LVTSCR). Under transmission line pulsing (TLP) stress, the gate leakage current of the gate monitor device protected by the proposed NANSCR is monitored after each TLP pulse, whereas the gate leakage current is not obviously increased. Therefore, the ultrathin gate oxide of the input stage can be safely protected by the new proposed NANSCR against ESD stress in the nanoscale CMOS technology.

**Index Terms**—Charged device model (CDM), electrostatic discharge (ESD), native NMOS, silicon-controlled rectifier (SCR).

## I. INTRODUCTION

**E**LECTROSTATIC discharge (ESD) is a transient process of high energy transformation from the external to the internal integrated circuit (IC) when the IC is floated. Total discharge process of a human-body-model (HBM) [1] ESD event takes only about 100 ns. Several hundred volts, or even several thousand volts, are transferred during ESD stress. Such high energy transformation will rupture the gate oxide of the input stage and further cause the malfunctions of internal circuits. For complementary metal oxide semiconductor (CMOS) IC applications with maximum supply voltage of 1.2 V, the silicon-controlled rectifier (SCR) can be a great candidate for on-chip ESD protection due to its highest ESD robustness, smallest layout area, and free to latchup issue, as compared with other ESD protection devices [such as the diode, metal oxide semiconductor (MOS), bipolar junction transistor (BJT),




Fig. 1. Device cross-sectional views of the NMOS, PMOS, and native NMOS in a P-substrate twin-well CMOS technology.

or field-oxide device]. However, the SCR still has a higher trigger voltage of  $\sim 18$  V in a 0.13- $\mu\text{m}$  CMOS process, which is generally greater than the gate-oxide breakdown voltage of the input stages. Furthermore, the gate-oxide thickness has been scaled down to only  $\sim 25$  Å, and its time-to-breakdown ( $t_{BD}$ ) or charge-to-breakdown ( $Q_{BD}$ ) will also be decreased in the same CMOS process. Hence, it is imperative to reduce the trigger voltage of SCR and to enhance the turn-on speed of SCR for efficiently protecting the ultrathin gate oxide from latent damage or rupture [2], especially against the fast charged-device-model (CDM) [3] ESD events. To provide a more effective on-chip ESD protection, the modified lateral SCR (MLSCR) [4] and the low-voltage-triggering SCR (LVTSCR) [5], [6] were invented to reduce the trigger voltage of the SCR device. Moreover, some advanced circuit techniques had also been reported to further reduce the trigger voltage and enhance the turn-on speed of the SCR device, such as the gate-coupled technique [7], the substrate-triggered technique [8], [9], and the gate-grounded NMOS (GGNMOS)-triggered technique [10].

In this paper, based on the substrate-triggered technique [8], a native NMOS with almost zero threshold voltage, which is an optional device in a 0.13- $\mu\text{m}$  CMOS process without adding extra mask, is first used to trigger on the SCR device during ESD events. The novel native-NMOS-triggered SCR (NANSCR) has the lower trigger voltage, smaller turn-on resistance, lower holding voltage, faster turn-on speed, and higher CDM ESD level than those of a traditional LVTSCR; therefore, it is more suitable to protect the ultrathin gate oxide. The NANSCR can be used in the input, output, power-rail, and whole-chip ESD protection circuits without latchup danger in CMOS IC applications with a voltage supply of 1.2 V.

## II. DEVICE CHARACTERISTICS OF NANSCR

The native NMOS is directly built in a lightly doped p-type substrate, whereas the normal NMOS [positive-channel MOS

Manuscript received October 17, 2003; revised April 5, 2005. This work was supported by the SoC Technology Center, Industrial Technology Research Institute (ITRI), Taiwan, under Contract C92022. This paper was presented at the 11th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'04).

The authors are with the Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan 300, R.O.C. (e-mail: mdker@iee.org).

Digital Object Identifier 10.1109/TDMR.2005.853514




Fig. 2. Circuit schematics of (a) the proposed NANSCR and (b) the traditional LVTSCR. (c) Device cross-sectional view of NANSCR.

(PMOS)] is in a heavily doped p-well (n-well) in a P-substrate twin-well CMOS technology, as shown in Fig. 1. The native NMOS is fully compatible with the standard CMOS process without adding extra mask. The threshold voltage of native NMOS is almost zero ( $\sim 0.1$  V); however, that of normal NMOS is about 0.34 V in a 0.13- $\mu\text{m}$  CMOS process. The native NMOS and lateral SCR are merged together to be a novel ESD protection device (NANSCR), which is first proposed in the literature. The circuit schematics of NANSCR and LVTSCR are shown in Fig. 2(a) and (b), respectively. The drain of native NMOS in NANSCR is directly coupled to the pad of the anode, but the drain of NMOS in LVTSCR is located across the n-well/P-substrate junction of the SCR device. The gate of native NMOS is connected to a negative bias circuit (NBC) [11] to turn off the NANSCR, but the gate of NMOS in LVTSCR is connected to VSS to ensure that LVTSCR is off, under normal circuit operating conditions. Fig. 2(c) shows the cross-sectional view of the NANSCR device. The spacing between the P+-anode edge and the n-well edge and the spacing between the n-well edge and the N+-cathode edge are 1  $\mu\text{m}$  (i.e., the spacing between anode and cathode is 2  $\mu\text{m}$ ). The spacing between the N+ cathode and the P+ guardring is 3  $\mu\text{m}$ . A P+ diffusion is inserted between the n-well edge and the N+ cathode as the trigger node, which is connected to the source terminal of the native NMOS.

The NBC is formed with a clock generator, capacitors, and diodes. The clock generator is used to provide the charge-pump source. The output negative voltage of the NBC is dependent on the voltage amplitude of the clock generator and the cut-in voltages of diodes, which can be tuned to fulfill various applications [11]. For avoiding the large power-on transient leakage current from VDD through the native NMOS to VSS, the rise time of VDD, the clock generator, and the capacitance should be properly designed. In addition, a decoupling capacitor or a shielding guardring can be added to reduce the noise interference into the NBC circuit.

Under an ESD event, the NBC is initially floating, so the native NMOS is an already-on device that draws some ESD current from the pad of the anode to bias the SCR device. When a trigger current through the native NMOS is applied into the base (P-substrate) of the NPN in Fig. 2(a), the base voltage of the NPN will be raised up due to the substrate resistor ( $R_{\text{sub}}$ ). As long as the base voltage of the NPN is greater than 0.7 V, the NPN bipolar transistor in the SCR structure is active. The collector current of the NPN is generated to bias the PNP bipolar transistor. If the voltage drop across the well resistor ( $R_{\text{well}}$ ) is greater than 0.7 V, the PNP bipolar transistor in the SCR structure is also active. When the PNP transistor is turned on, the collector current of the PNP is, in turn, generated to further bias the NPN transistor. The positive feedback regeneration




Fig. 3. (a) DC  $I-V$  curves and (b) leakage currents of the NANSOCR and LVTSCR. (c) DC  $I-V$  curves of NANSOCR under different temperatures.

mechanism of the SCR latching process [12], [13] is initiated by the trigger current of the already-on native NMOS in the NANSOCR structure. Finally, the NANSOCR will be successfully triggered on into its latching state to discharge the ESD current.

The new proposed NANSOCR device and the traditional LVTSCR device have been fabricated in a 0.13- $\mu\text{m}$  silicided CMOS process. Both of them are fully silicided devices without the extra silicide-blocking mask. In the experimental test chip, the active area (without including the guard rings) of SCR in the NANSOCR is drawn as  $20 \times 8 \mu\text{m}^2$ . The active area of LVTSCR is drawn as  $20 \times 7.5 \mu\text{m}^2$ , and the  $W/L$  of NMOS within the LVTSCR is  $20 \mu\text{m}/0.13 \mu\text{m}$ . The comparison of DC  $I-V$  curves between the NANSOCR and LVTSCR is shown in Fig. 3(a) at room temperature. The native NMOS in the NANSOCR structure has two different device dimensions of  $20 \mu\text{m}/0.3 \mu\text{m}$  and  $40 \mu\text{m}/0.3 \mu\text{m}$  for comparison. With the substrate-triggered technique [8], the trigger voltage of the NANSOCR with the native NMOS of the  $20\text{-}\mu\text{m}$  channel width is about  $\sim 4$  V, which is smaller than that of the LVTSCR ( $\sim 5$  V). Hence, the NANSOCR can be triggered on faster than the LVTSCR. Moreover, if the channel width of the native

NMOS in the NANSOCR is increased from  $20$  to  $40 \mu\text{m}$ , the trigger voltage of the NANSOCR with the native NMOS of the  $40\text{-}\mu\text{m}$  channel width can be further reduced to only  $\sim 2.5$  V. The NANSOCR with lower trigger voltage can clamp ESD overstress voltage more quickly. The turn-on resistance and holding voltage of the NANSOCR are also smaller than those of the LVTSCR in Fig. 3(a). Therefore, the voltage on the pad clamped by the NANSOCR device will be lower than that clamped by the LVTSCR device under the same ESD stress. Fig. 3(b) shows the leakage currents of the LVTSCR and the NANSOCR under different gate biases at room temperature. The  $W/L$  of the native NMOS in the NANSOCR is  $20 \mu\text{m}/0.3 \mu\text{m}$  in Fig. 3(b). The leakage current of the NANSOCR can be reduced under normal circuit operating conditions, when the gate of the native NMOS is biased at  $-0.1$  V. The measured  $I-V$  curves of the NANSOCR under different temperatures are shown in Fig. 3(c). When the temperature is increased from  $25$  to  $120$  °C, the holding voltage of the NANSOCR is reduced from  $\sim 1.6$  to  $\sim 1.5$  V, which is still greater than the  $V_{DD} + 10\%$ . Therefore, the NANSOCR still has high enough latchup immunity in a  $0.13\text{-}\mu\text{m}$  CMOS process with a supply voltage of  $1.2$  V.




Fig. 4. Design of ESD protection circuit for the input or output pads with the proposed NANSCR devices.

### III. ON-CHIP ESD PROTECTION DESIGN WITH NANSCR

#### A. ESD Protection Circuit for Input/Output (I/O) Pads

The ESD protection circuit for input or output pads, which is realized with NANSCR devices, is shown in Fig. 4. The NANSCR devices are placed between the I/O pad and VDD/VSS power lines. The n-well in the NANSCR<sub>1</sub> is connected to VDD but not connected to the I/O pad. The gates of the native NMOS in the NANSCR<sub>1</sub> and NANSCR<sub>2</sub> are connected to the same NBC. The parasitic diode D<sub>p</sub> is the p<sup>+</sup>-to-n-well (VDD) diode in the NANSCR<sub>1</sub> structure. The parasitic diode D<sub>n</sub> is the n-well-to-P-substrate (VSS) diode in the NANSCR<sub>2</sub> structure.

Under normal circuit operating conditions, the gates of the native NMOS in all NANSCR devices are biased by the same NBC to turn off the NANSCR devices. Therefore, the NANSCR devices (NANSCR<sub>1</sub> and NANSCR<sub>2</sub>) will not interfere with the functions of I/O circuits, whenever the I/O signals are logic high (VDD) or logic low (VSS). Because the holding voltage of NANSCR ( $\sim 1.6$  V) is greater than the maximum voltage level (1.2 V) of the I/O signals, the transient-induced latchup issue in such NANSCR devices is vanished.

Under the positive-to-VSS (PS) ESD-zapping condition (with grounded VSS but floating VDD), the gate of the native NMOS in the NANSCR<sub>1</sub> is floating. The NANSCR<sub>1</sub> is triggered on quickly by the substrate-triggering current generated from the native NMOS. Therefore, the positive ESD current can be effectively discharged from the I/O pad through the NANSCR<sub>1</sub> to the grounded VSS line. Under the negative-to-VDD (ND) ESD-zapping condition (with grounded VDD but floating VSS), the gate of the native NMOS in the NANSCR<sub>2</sub> is floating but with an initial voltage level of 0 V. The negative ESD voltage at the I/O pad will pull down the source voltage




Fig. 5. VDD-to-VSS ESD clamp circuit realized with the NANSCR device.

of the native NMOS through the base-emitter junction of the NPN in the NANSCR<sub>2</sub> device. Therefore, the native NMOS in NANSCR<sub>2</sub> will be turned on first, resulting in the NANSCR<sub>2</sub> being triggered on quickly. The negative ESD current will be discharged from the I/O pad through the NANSCR<sub>2</sub> to the grounded VDD line. For the negative-to-VSS (NS) [positive-to-VDD (PD)] ESD-zapping condition, the parasitic diode D<sub>n</sub> (D<sub>p</sub>) is forward biased to discharge the negative (positive) ESD current. Thus, the four modes (PS, NS, PD, and ND) of ESD stresses on the I/O pad can be clamped to a very low voltage level by the NANSCR<sub>1</sub>, D<sub>n</sub>, D<sub>p</sub>, and NANSCR<sub>2</sub>, respectively. The ultrathin gate oxide of internal circuits can be fully protected by this design with the new proposed NANSCR devices.

#### B. ESD Clamp Circuit Between Power Rails

The VDD-to-VSS ESD clamp circuit realized with the NANSCR device is shown in Fig. 5. Under normal circuit operating conditions, the NBC is active to turn off the NANSCR device. Hence, the NANSCR device between the power lines will neither degrade the VDD power-on condition nor interfere with the functions of the internal circuit. Under ESD stress conditions, the NBC is inactive. No negative bias is applied to the gate of the native NMOS in the NANSCR. When a positive ESD pulse is applied on the VDD line with the grounded VSS line, the NANSCR device will be quickly triggered on by the already-on native NMOS to discharge the positive ESD current to the grounded VSS line. If a negative ESD pulse is applied on the VDD line with the grounded VSS line, the parasitic diode (P-substrate/n-well junction) in the NANSCR structure will be forward biased to discharge the negative ESD current. With the power-rail ESD clamp circuit, the positive ESD current on the I/O pad in Fig. 4 can be partially discharged by another current path, which is from the I/O pad, forward-biased diode (D<sub>p</sub>), through the power-rail ESD clamp circuit, to the grounded VSS line under the PS ESD-zapping condition. For the ND ESD-zapping condition, the negative ESD current on the I/O pad can also be partially discharged through the current path, which is from the I/O pad, forward-biased diode (D<sub>n</sub>), the power-rail ESD clamp circuit, to the grounded VDD line. The ESD robustness can be greatly improved, and the layout area of




Fig. 6. New whole-chip ESD protection scheme realized with the NANSOCR devices.

the NANSOCR devices used in the I/O stages can be further reduced, while the power-rail ESD clamp circuit is added.

### C. Whole-Chip ESD Protection Scheme

A new whole-chip ESD protection scheme with the proposed NANSOCR devices is shown in Fig. 6. The anode terminals of the NANSOCR devices are all connected to the pads (including I/O, VDD, and VSS pads), and their cathode terminals are all connected to the ESD path. The ESD path indicated by the bold line in Fig. 6 can be realized with the wide and top metal line in the chip to efficiently discharge the ESD current of several amperes during ESD events. To further save layout area in the chip, such ESD path can be merged with the seal ring of the chip. The gates of the native NMOS in the NANSOCR devices are biased by an on-chip NBC [11] to fully turn off all NANSOCR devices under normal circuit operating conditions. During the ESD-zapping condition, the NANSOCR devices without negative bias in the whole-chip ESD protection scheme can be triggered on more quickly to effectively protect the internal circuits. Except for the four modes of ESD stresses on the I/O pads with VDD or VSS grounded, all pin-to-pin ESD-zapping conditions [such as input-to-input, output-to-output, input-to-output, or VDD (VSS)-to-VDD (VSS)] can be fully protected by this whole-chip ESD protection scheme. For example, when an ESD pulse is zapping on an input pad (In<sub>1</sub>) and another input pad (In<sub>2</sub>) is relatively grounded, the ESD current will be conducted from the In<sub>1</sub> pad to the common ESD path through the NANSOCR device. As long as the voltage level of the ESD path is raised up, the parasitic diode (P-substrate/n-well junction) in another NANSOCR structure connected to In<sub>2</sub> will be forward biased. Hence, the ESD current on the In<sub>1</sub> can be discharged from the In<sub>1</sub> through the NANSOCR to the common ESD path and the parasitic diode




Fig. 7. Measured voltage waveform of input signal on the pad with the NANSOCR device under normal circuit operating conditions when a 1.2-V voltage signal is applied to the pad.

in another NANSOCR to the grounded In<sub>2</sub>. By using this new whole-chip ESD protection scheme, the pin-to-pin ESD stress can be discharged through only a NANSOCR, the ESD path, and a parasitic diode between the zapping pin and the grounded pin. For ultra-large-scale CMOS ICs with multiple power pins, this new proposed whole-chip ESD protection scheme with the NANSOCR devices and common ESD path is an overall solution to discharge all modes of ESD stresses quickly and efficiently.

## IV. EXPERIMENTAL RESULTS

### A. Turn-On Verification

The measured voltage waveform of the input signal on the pad with the NANSOCR as an ESD protection device under normal circuit operating condition is shown in Fig. 7. The




Fig. 8. Experimental setup to measure the turn-on speed or EMMI photograph of turn-on behavior among ESD devices.






Fig. 9. Comparison of turn-on speeds between the GGNMOS and the gate-floated native NMOS under different channel lengths.

voltage waveform has no degradation when a 1.2-V voltage signal is applied to the pad, and the gate of the native NMOS in the NANSCR is biased at  $-0.1$  V. Hence, the proposed NANSCR device does not interfere with the functions of I/O circuits or degrade the voltage level of input signals under normal circuit operating conditions. Another experimental setup to measure the turn-on speed or the emission microscope (EMMI) photograph of turn-on behavior among ESD devices under ESD-like transient conditions is shown in Fig. 8, where the  $R_s$  ( $50 \Omega$ ) is the output impedance of the pulse generator. By changing the amplitude or rise time of voltage pulse, the turn-on behaviors of ESD devices under ESD events can be observed. The turn-on speeds between the GGNMOS and the gate-floated native NMOS under a channel width of  $360 \mu\text{m}$ , but different channel lengths are compared in Fig. 9. Because the native NMOS is an already-on device under ESD events, the trigger voltage  $V_{t1}$  ( $\sim 2$  V) of the gate-floated native NMOS is lower than that ( $\sim 6$  V) of the normal GGNMOS under the same device dimension when a 0–6-V voltage pulse is applied. Even if the channel length of the gate-floated native NMOS is



(a)



(b)

Fig. 10. Comparison of turn-on speeds between the NANSCR and the LVTSCR under the 0–7-V voltage pulse with (a) a 10-ns rise time and (b) a 5-ns rise time.

drawn as  $0.3 \mu\text{m}$ , its trigger voltage is still lower than that of the normal GGNMOS with a channel length of  $0.13 \mu\text{m}$ . Hence, the turn-on speed of the gate-floated native NMOS is significantly faster than that of the normal GGNMOS. Moreover, whether the channel length of the gate-floated native NMOS is  $0.13$  or  $0.3 \mu\text{m}$ , both of the gate-floated native NMOS devices have a lower clamping voltage ( $\sim 2$  V) than that ( $\sim 3.5$  V) of the normal GGNMOS with a channel length of  $0.13 \mu\text{m}$ . The trigger voltage and clamping voltage of the gate-floated native NMOS can be reduced with the shrinkage of channel length.

The comparisons of turn-on speeds between the NANSCR and the LVTSCR under 0–7-V voltage pulse with the pulse rise times of 10 and 5 ns are measured and shown in Fig. 10(a) and (b), respectively. The  $W/L$  of the native NMOS in the






Fig. 11. (a) Turn-on waveform of the NANSCR under the 5-V voltage pulse with a rise time of 10 ns. Comparison of turn-on speeds of the NANSCR (b) under the 6-V voltage pulse with different rise times and (c) under different pulse voltages with the same rise time of 5 ns.




Fig. 12. Clamped voltage waveforms of the whole-chip ESD protection scheme with NANSCR under positive-to-ESD path, negative-to-ESD path, and pin-to-pin ESD-zapping conditions.

NANSCR under this test is  $20 \mu\text{m}/0.3 \mu\text{m}$ . In Fig. 10(a), the turn-on speed ( $\sim 24$  ns) of the NANSCR is faster than that ( $\sim 38$  ns) of the LVTSCR under the 7-V voltage pulse with a 10-ns rise time. Furthermore, the turn-on speed of the NANSCR can be improved with the reduction of pulse rise time but not for the LVTSCR. In Fig. 10(b), the turn-on speed ( $\sim 12$  ns) of the NANSCR is almost three times faster than that ( $\sim 36$  ns) of the LVTSCR when the rise time of the 7-V voltage pulse is reduced from  $\sim 10$  to  $\sim 5$  ns. In addition, the NANSCR can clamp the ESD-like voltage pulse to a lower voltage level than that of the LVTSCR. From the experimental results, the NANSCR is more suitable than the LVTSCR to quickly discharge ESD energy and to efficiently protect the ultrathin gate oxide.

The dependence of turn-on speeds of the NANSCR under different pulse rise times and pulse voltages are shown in Fig. 11(a)–(c). When a 0-5-V voltage pulse is applied to the pad with the NANSCR, the voltage waveform on the pad is clamped to a low voltage level, as shown in Fig. 11(a). The gate-floated native NMOS in the NANSCR will first be turned on to clamp the ESD-like voltage pulse. Because the native




Fig. 13. Measured EMMI photographs on the turn-on behavior of the NANSCR device under the pulsed voltage stresses of (a) 0, (b) 5, (c) 5.8, and (d) 6 V.

NMOS is already on, it will conduct some ESD current to trigger on the SCR device, and then, the SCR clamps the voltage pulse to 1.6 V. Because of the output impedance of the pulse generator and the turn-on resistance of the native NMOS, the clamping voltage ( $\sim 4$  V) of the native NMOS with a channel width of  $20 \mu\text{m}$  in Fig. 11(a) is greater than that of the native NMOS with a channel width of  $360 \mu\text{m}$  in Fig. 9 ( $\sim 2$  V). If the pulse voltage is increased to 6 V and the pulse rise time is kept at  $\sim 10$  ns in Fig. 11(b), the NANSCR can be triggered into a latching state more quickly due to the substrate-triggered technique. Moreover, the turn-on time of the NANSCR is significantly reduced from  $\sim 30$  to only  $\sim 10$  ns when the rise time of the 6-V voltage pulse is reduced from  $\sim 10$  to  $\sim 5$  ns in Fig. 11(b). However, the turn-on speeds of the NANSCR are the same in Fig. 11(c), when the 6- or 8-V voltage pulse with a fixed 5-ns rise time is applied. Fig. 11(c) shows that the dominated factor on the turn-on speed of the proposed NANSCR is the pulse rise time, but not the overshoot transient voltage, if the high-enough voltage pulse is applied. The turn-on time of the NANSCR will trace the rise time of the ESD event (even the CDM stress) to efficiently protect the ultrathin gate oxide if the high-enough voltage pulse has been applied to the NANSCR device.

Fig. 12 verifies the turn-on waveforms of the whole-chip ESD protection scheme with the NANSCR in Fig. 6 under

the positive-to-ESD path, negative-to-ESD path, and pin-to-pin ESD-zapping conditions. When a 0–8-V voltage pulse is applied to a pad and the ESD path is relatively grounded, the voltage waveform on the pad is clamped to  $\sim 2$  V by the turned-on NANSCR device. Under the negative-to-ESD path ESD-zapping condition, the amplitude of the clamped voltage waveform on the zapping pad is clamped to  $\sim 1$  V by the forward-biased diode in the NANSCR device between the pad and the ESD path. During pin-to-pin ESD zapping, if the 0–8-V voltage pulse is applied to a pad\_1 and a pad\_2 is connected to ground, the turn-on waveform on the pad\_1 can be quickly clamped to  $\sim 3$  V by the turned-on NANSCR device and the forward-biased diode between the pad\_1 and pad\_2. The turn-on speed of the NANSCR and the forward-biased diode under the pin-to-pin ESD-zapping condition is almost the same as that of the standalone NANSCR under positive-to-ESD path ESD zapping. Hence, the new whole-chip ESD protection scheme in Fig. 6 can successfully protect the ultrathin gate oxide of the internal circuits against various ESD-zapping tests.

### B. EMMI Photographs

The measured EMMI photographs on the turn-on behavior of NANSCR under different voltage pulses are shown in






Fig. 14. TLP-measured  $I-V$  curves of (a) the normal GGNMOS and (b) the gate-floated native NMOS under a channel width of  $360\ \mu\text{m}$  and different channel lengths. (c) Comparison of  $It_2$  per micron between the normal GGNMOS and the gate-floated native NMOS under different channel lengths.

Fig. 13(a)–(d). Fig. 13(a) shows the initial EMMI photograph of the NANSCR under the voltage pulse of  $0\ \text{V}$ , where there is no hot spot in the NANSCR structure. When the pulse voltage is increased to  $5\ \text{V}$ , the hot spots are shown to be located at the native NMOS in Fig. 13(b), which indicates the turn-on behavior of the native NMOS. When a  $5.8\text{-V}$  voltage pulse is applied to the pad, the hot spots are located at both the native NMOS and the SCR device in Fig. 13(c), which means that SCR has been triggered on. Moreover, the intensity of hot spots on the native NMOS will become weaker in Fig. 13(c). If the pulse voltage is further increased to  $6\ \text{V}$ , all hot spots will be located at the SCR device, and the hot spot in the native NMOS will vanish in Fig. 13(d). The turn-on behaviors of the NANSCR observed by these EMMI photographs are consistent with the results of Fig. 11 observed by the voltage waveforms in the time domain. With the increase of pulse voltage, the ESD current path, as shown by the hot spots, is initially discharged from the native NMOS to trigger SCR into

the latching state and then fully discharged through the SCR device, as shown in Fig. 13(b)–(d).

### C. Transmission Line Pulsing (TLP) Measurement

By using the TLP measurement [14], [15], the secondary breakdown current ( $It_2$ ) of the ESD protection device can be found.  $It_2$  is another index for the HBM ESD robustness, which is indicated by the sudden increase of the leakage current at the voltage bias of  $1.2\ \text{V}$  in this paper. The relation between secondary breakdown current ( $It_2$ ) and HBM ESD level ( $V_{\text{ESD}}$ ) can be approximated as  $V_{\text{ESD}} \cong It_2 \times 1.5\ \text{k}\Omega$ , where  $1.5\ \text{k}\Omega$  is the equivalent resistance of the human body. The TLP-measured  $I-V$  curves of the normal GGNMOS and the gate-floated native NMOS devices with a silicide-blocking mask under a channel width of  $360\ \mu\text{m}$  but different channel lengths are shown in Fig. 14(a) and (b), respectively. Because of the involvement of the avalanche breakdown mechanism [16], [17],




Fig. 15. (a) TLP-measured  $I-V$  curves and (b) their corresponding leakage current of NANSCR and LVTSCR under conditions with or without the gate monitor device.

a significant snapback feature will exist in the normal GGNMOS in Fig. 14(a), but it cannot be found in the gate-floated native NMOS in Fig. 14(b). The gate-floated native NMOS is an already-on device under the ESD-zapping condition, so the required substrate current to trigger on the NPN bipolar transistor can be provided by the on current of the native NMOS without involving the avalanche breakdown mechanism. Hence, the trigger voltage of the gate-floated native NMOS in Fig. 14(b) is smaller than that of the normal GGNMOS ( $\sim 5$  V) in Fig. 14(a). The comparison of  $It_2$  between the normal GGNMOS and the gate-floated native NMOS under different channel lengths is summarized in Fig. 14(c). The  $It_2$  per channel width (in microns) of the gate-floated native NMOS under different channel lengths are all greater than  $7.5$  mA/ $\mu$ m; however, those of GGNMOS under different channel lengths are all smaller than  $6.5$  mA/ $\mu$ m. The gate-floated native NMOS can sustain more ESD cur-

TABLE I  
COMPARISON ON THE ESD ROBUSTNESS BETWEEN  
NANSCR AND LVTSCR

ESD Device	ESD Stress (volt per square micrometer)			
	HBM ( $V/\mu m^2$ )	MM ( $V/\mu m^2$ )	CDM (+) ( $V/\mu m^2$ )	CDM (-) ( $V/\mu m^2$ )
NANSCR	16.1	1.3	5	-3.75
LVTSCR	15.9	1.1	2.33	-2

Active area: NANSCR =  $20 \times 8 \mu m^2$ , LVTSCR =  $20 \times 7.5 \mu m^2$ .

rent than that of the normal GGNMOS under the same layout size.

The  $It_2$  of the fully silicided NANSCR and LVTSCR devices under the conditions with or without the gate monitor device and the corresponding measurement setups are shown in Fig. 15(a). The gate monitor device is an NMOS capacitor that verifies the effectiveness of the ESD protective device. The  $It_2$  of the NANSCR is almost the same as that of LVTSCR, but the turn-on resistance of the NANSCR ( $\sim 3 \Omega$ ) is smaller than that of the LVTSCR ( $\sim 5.1 \Omega$ ) under the TLP-measured conditions, which corresponds to the DC-measured result in Fig. 3(a). Under the breakdown limitation of the ultrathin gate oxide of the input stage, the NANSCR with smaller turn-on resistance can sustain more ESD current than that of the LVTSCR with larger turn-on resistance. In other words, the layout area of the NANSCR can be reduced to sustain the same ESD current as the LVTSCR with the larger layout area. The NANSCR devices have the same  $It_2$  per micron of  $\sim 80$  mA/ $\mu$ m under the measured conditions with or without the gate monitor device. The corresponding leakage currents of the NANSCR and LVTSCR under the conditions with or without the gate monitor device are shown in Fig. 15(b). The leakage current of the NANSCR with the gate monitor device is almost the same as that of the standalone NANSCR device before the secondary breakdown of the NANSCR device. Therefore, the ultrathin gate oxide of the input stage can be safely protected by the newly proposed NANSCR against ESD stress. Such  $It_2$  per micron of the NANSCR with silicide is ten times larger than that of the normal GGNMOS without silicide shown in Fig. 14(c). This has verified that the NANSCR has the highest ESD robustness in the smallest layout area than that of other ESD protection devices.

#### D. ESD Robustness

ESD stresses have been conventionally divided into three types: the HBM [1], machine-model (MM) [18], and CDM [3] ESD tests. An IC product must sustain such ESD specifications. These three ESD tests are used to verify the ESD levels of the NANSCR and LVTSCR devices. The comparison on the ESD robustness per layout area between the NANSCR and the LVTSCR is summarized in Table I. In this ESD verification, the failure criterion is defined as the measured voltage when the current level of  $1 \mu A$  is shifted 30% after ESD zapping. The HBM (MM) ESD levels per layout area of the NANSCR and the LVTSCR are almost the

same and equal to  $\sim 16$  ( $\sim 1$ )  $\text{V}/\mu\text{m}^2$ . This is because the the NANSCR and the LVTSCR can be triggered on in time. Once the NANSCR and LVTSCR are turned on, the HBM and MM-ESD-stressed energies are discharged through the lateral SCR inherent in the NANSCR and LVTSCR. Therefore, the HBM and MM ESD level of the NANSCR and the LVTSCR are almost the same. However, under the socket-mode CDM ESD testing, the CDM ESD level of the NANSCR is larger than that of the LVTSCR. The die area of the test chip is  $1500 \times 1500 \mu\text{m}^2$ , and its package type is DIP 40. The NANSCR with the gate monitor device can sustain the positive (negative) CDM ESD level per layout area of  $5$  ( $-3.75$ )  $\text{V}/\mu\text{m}^2$ , but the LVTSCR with the gate monitor device can only sustain that of  $2.33$  ( $-2$ )  $\text{V}/\mu\text{m}^2$  in the same 0.13- $\mu\text{m}$  CMOS process. The gate monitor device is also used as an NMOS capacitor in these measurements. The gate of the NMOS capacitor is connected to a pad and protected by the NANSCR or the LVTSCR. The leakage currents of the gate monitor device are the same before and after the ESD-zapping measurements. From the CDM-zapping results, the NANSCR can be indeed triggered on faster to protect the ultrathin gate oxide of the input stage and to sustain the higher CDM ESD robustness, as compared with the LVTSCR.

In addition, the CDM ESD level is an IC's specification related to the ESD protection device, die area, package type, testing environment, and so on [19], [20]. The device-level CDM ESD robustness of the test chip is not always the same as the chip-level CDM ESD robustness of an IC product, but it is a useful and important indication for the ESD protection device to determine which one will be the better solution in the practical field applications.

## V. CONCLUSION

The novel native-negative-channel metal oxide semiconductor (NMOS)-triggered SCR (NANSCR) has been successfully investigated in a 0.13- $\mu\text{m}$  complementary metal oxide semiconductor (CMOS) process with a 1.2-V voltage supply. The NANSCR with a holding voltage of 1.6 V can be designed free of latchup issues for 1.2-V CMOS integrated circuit (IC) applications. As compared with the traditional low-voltage-triggering SCR (LVTSCR), the NANSCR has the lower trigger voltage, smaller turn-on resistance ( $\sim 3 \Omega$ ), lower clamping voltage, faster turn-on speed, and higher charged-device-model (CDM) electrostatic discharge (ESD) level to protect the ultrathin gate oxide against ESD stresses. From the experimental results, the turn-on speed of NANSCR ( $\sim 20$  ns) has been improved to two times faster than that of a traditional LVTSCR ( $\sim 40$  ns) under a 7-V voltage pulse with a 10-ns rise time. Moreover, the turn-on time of the NANSCR is further reduced to only  $\sim 10$  ns when the pulse rise time is reduced from 10 to 5 ns under a 6-V voltage pulse. The NANSCR can sustain the positive (negative) CDM ESD level per layout area of  $5$  ( $-3.75$ )  $\text{V}/\mu\text{m}^2$ , but the LVTSCR can only sustain that of  $2.33$  ( $-2$ )  $\text{V}/\mu\text{m}^2$  in the same 0.13- $\mu\text{m}$  CMOS process. For ultra-large-scale CMOS ICs with multiple power pins, the proposed whole-chip ESD protection scheme with the NANSCR and the ESD path is an overall solution to quickly discharge

all kinds of ESD stresses and to provide efficient protection for the internal circuits.

## REFERENCES

- [1] ESD Association, *ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Testing: Human Body Model-Component Level*, ESD STM 5.1, 2001.
- [2] J. Wu, P. Juliano, and E. Rosenbaum, "Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Anaheim, CA, 2000, pp. 287–295.
- [3] ESD Association, *ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Testing: Charged Device Model-Component Level*, ESD STM 5.3.1, 1999.
- [4] C. Duvvury and R. Rountree, "A synthesis of ESD input protection scheme," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Rome, NY, 1991, pp. 88–97.
- [5] A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," *IEEE Electron Device Lett.*, vol. 12, no. 1, pp. 21–22, Jan. 1991.
- [6] M.-D. Ker, C.-Y. Wu, H.-H. Chang, and T.-S. Wu, "Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI," *IEEE Trans. Electron Devices*, vol. 43, no. 4, pp. 588–598, Apr. 1996.
- [7] M.-D. Ker, H.-H. Chang, and C.-Y. Wu, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's," *IEEE J. Solid-State Circuits*, vol. 32, no. 1, pp. 38–51, Jan. 1997.
- [8] M.-D. Ker and K.-C. Hsu, "Substrate-triggered SCR device for on-chip ESD protection in fully silicided subquarter-micrometer CMOS process," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 397–405, Feb. 2003.
- [9] M.-D. Ker and T.-Y. Chen, "Substrate-triggered technique for on-chip ESD protection design in a 0.18- $\mu\text{m}$  silicided CMOS process," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 1050–1057, Apr. 2003.
- [10] C. Russ, M. Mergens, J. Armer, P. Jozwiak, G. Kolluri, L. Avery, and K. Verhaege, "GGSCR: GGNMOS triggered silicon controlled rectifiers for ESD protection in deep submicron CMOS processes," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Portland, OR, 2001, pp. 22–31.
- [11] M.-D. Ker, C.-Y. Chang, and H.-C. Jiang, "Design of negative charge pump circuit with polysilicon diodes in a 0.25- $\mu\text{m}$  CMOS process," in *Proc. IEEE Asia Pacific Conf. ASICs (AP-ASIC)*, Taipei, Taiwan, R.O.C., 2002, pp. 145–148.
- [12] M.-D. Ker and C.-Y. Wu, "Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method—Part I: Theoretical derivation," *IEEE Trans. Electron Devices*, vol. 42, no. 6, pp. 1141–1148, Jun. 1995.
- [13] —, "Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method—Part II: Quantitative evaluation," *IEEE Trans. Electron Devices*, vol. 42, no. 6, pp. 1149–1155, Jun. 1995.
- [14] T. J. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Minneapolis, MN, 1985, pp. 49–54.
- [15] J. Barth, J. Richner, K. Verhaege, and L. G. Henry, "TLP calibration, correlation, standards, and new techniques," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Anaheim, CA, 2000, pp. 85–96.
- [16] A. Amerasekera, S. Ramaswamy, M.-C. Chang, and C. Duvvury, "Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations," in *Proc. IEEE Int. Reliability Physics Symp.*, Dallas, TX, 1996, pp. 318–326.
- [17] H. Wong, "A physically-based MOS transistor avalanche breakdown model," *IEEE Trans. Electron Devices*, vol. 42, no. 12, pp. 2197–2202, Dec. 1995.
- [18] ESD Association, *ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Testing: MachineModel-Component Level*, ESD STM 5.2, 1999.
- [19] J. Lee, Y. Huh, J.-W. Chen, P. Bendix, and S.-M. Kang, "Chip-level simulation for CDM failures in multi-power ICs," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Anaheim, CA, 2000, pp. 456–464.
- [20] M. Tanaka and K. Okada, "CDM ESD test considered phenomena of division and reduction of high voltage discharge in the environment," in *Proc. Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp.*, Orlando, FL, 1996, pp. 54–61.



**Ming-Dou Ker** (S'92–M'93–SM'97) received the B.S. degree from the Department of Electronics Engineering and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1986, 1988, and 1993, respectively.

In 1998, he was a Department Manager in the VLSI Design Division of the Computer and Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan, R.O.C. Now, he is a Full Professor in the

Department of Electronics Engineering, National Chiao-Tung University. In the field of reliability and quality design for complementary metal oxide semiconductor (CMOS) integrated circuits (ICs), he has published over 200 technical papers in international journals and conferences. He has received over 180 patents on reliability and quality design for ICs, which have been granted 97 U.S. patents and 109 ROC (Taiwan) patents. His inventions on electrostatic discharge (ESD) protection design and latchup prevention method have been widely used in modern IC products. He had been invited to teach or to consult ESD protection design and latchup prevention by hundreds of design houses or semiconductor companies in the Science-Based Industrial Park, Hsinchu; Silicon Valley, San Jose, CA; Singapore, and mainland China. His current research interest includes reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage input/output (I/O) interface circuits, especial sensor circuits, and thin-film-transistor (TFT) circuits.

Dr. Ker has served as a member of the Technical Program Committee and Session Chair of numerous international conferences (including IEEE ISCAS, IEEE AP-ASIC, IEEE SOC, IEEE IRPS, IEEE ISQED, IPFA, EOS/ESD Symposium, VLSI-TSA, IECMAC, etc.). He has served as the Chair of the RF ESD Committee of the 2004 International EOS/ESD Symposium, and the Vice-Chair of the Latchup Committee for the 2005 IEEE International Reliability and Physics Symposium (IRPS). He also served as the Technical Program Committee Chair of the 2002 Taiwan ESD Conference, the General Chair of the 2003 Taiwan ESD Conference, the Publication Chair of the 2004 IPFA, the Steering Committee of the 2004 IPFA, and the ESD Program Chair of 2004 the International Conference on Electromagnetic Applications and Compatibility. He is the Organizer of the Special Session on ESD Protection Design for Nanoelectronics and Gigascale Systems at ISCAS 2005. He also served as an active reviewer for many IEEE Transactions and Journals. Now, he also serves as the Associate Editor of IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS. In 2001, he set up the Taiwan ESD Association. He has been the elected President of the Taiwan ESD Association since 2001. He has received many research awards from ITRI, the National Science Council, and National Chiao-Tung University. He received the Dragon Thesis Award from Acer Foundation. In 2003, he was selected as one of the Ten Outstanding Young Persons in Taiwan by Junior Chamber International (JCI). In 2005, one of his patents was awarded with the National Invention Award in Taiwan.



**Kuo-Chun Hsu** (S'01–M'03) received the B.S. degree from the Department of Electronics Engineering, National Chung-Hsing University, Taichung, Taiwan, R.O.C., in 1998 and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, in 2000 and 2003, respectively.

In 2004, he joined the Mixed-Signal Design Department of the Global UniChip Corporation, Science-Based Industrial Park, Hsinchu, as a Principal Engineer. His main research includes mixed-signal circuit design and electrostatic discharge (ESD) protection circuit design.

Dr. Hsu received the Dragon Thesis Award by the Acer Foundation, Taiwan, in 2003 for his Ph.D. dissertation. He was elected as an honorary member of the Phi Tau Phi Society.