Received 22 June 2015; revised 18 August 2015; accepted 26 August 2015. Date of publication 1 September 2015; date of current version 26 October 2015. The review of this paper was arranged by Editor C. Bulucea.

Digital Object Identifier 10.1109/JEDS.2015.2475262

# New Findings on the Drain-Induced Barrier Lowering Characteristics for Tri-Gate Germanium-on-Insulator p-MOSFETs

# SHU-HUA WU (Student Member, IEEE), CHANG-HUNG YU (Student Member, IEEE), AND PIN SU (Member, IEEE)

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan CORRESPONDING AUTHOR: P. SU (e-mail: pinsu@faculty.nctu.edu.tw)

This work was supported in part by the Ministry of Science and Technology, Taiwan, under Contract MOST 104-2911-I-009-301 (I-RiCE) and Contract MOST 102-2221-E-009-136-MY2, and in part by the Ministry of Education in Taiwan under ATU Program.

**ABSTRACT** This paper investigates the intrinsic drain-induced barrier lowering (DIBL) characteristics for tri-gate germanium-on-insulator (GeOI) p-MOSFETs through theoretical calculation by analytical solution of 3-D Poisson's equation corroborated with TCAD numerical simulation. It is found that, relative to the silicon-on-insulator counterpart, there exists a build-in negative substrate bias in the GeOI PFET. This built-in substrate bias, stemming mainly from the large discrepancy in bandgap between Ge and Si, pulls the carriers toward the channel/BOX interface and thus degrades the DIBL of the GeOI PFET beyond what permittivity predicts. This new mechanism has to be considered when designing or benchmarking tri-gate GeOI p-MOSFETs.

INDEX TERMS Tri-gate MOSFET, multi-gate MOSFET, GeOI, SOI, DIBL.

#### I. INTRODUCTION

Due to its superior gate control and demonstrated feasibility, tri-gate structure (or multi-gate FinFET) has been used in sub-22nm technology nodes [1], [2]. With the trigate structure, Ge channel (with Si substrate) is also being actively pursued to boost the performance for especially p-MOSFETs [3]–[9]. However, one major concern for devices with Ge channel is their short channel effects (SCEs) because of the higher permittivity of Ge channel [9], [10]. In this paper, through theoretical calculation by analytical solution of 3-D Poisson's equation [8] corroborated with TCAD numerical simulation, we examine the draininduced barrier lowering (DIBL) characteristics for tri-gate germanium-on-insulator (GeOI) p-MOSFETs. We demonstrate that the DIBL of tri-gate GeOI PFETs can be worse than what permittivity predicts, and point out a new mechanism responsible for the degraded DIBL.

## **II. METHODOLOGY**

Fig. 1 shows a schematic sketch of the tri-gate GeOI p-MOSFET with L,  $W_{fin}$ ,  $H_{fin}$ , and  $T_{box}$  denoting

channel length, fin width, fin height, and the buriedoxide (BOX) thickness, respectively. The doping concentrations of source and drain are  $5.5 \times 10^{19}$  cm<sup>-3</sup>, and the Ge channel is lightly-doped. Abrupt junction between the source/drain and channel region is assumed. The equivalent oxide thickness (EOT) of the tri-gate device is 0.8 nm.

In this work, we investigate the DIBL characteristics of the tri-gate GeOI p-MOSFET based on corroborated TCAD and analytical calculations with the model details described below. In the subthreshold regime, the semiconductor fin body is fully depleted with negligible mobile carriers. Therefore, the channel potential distribution  $\phi_{ch}(x,y,z)$  in the subthreshold regime can be calculated by solving the following 3-D Poisson's equation:

$$\frac{\partial^2 \phi_{ch}(x, y, z)}{\partial x^2} + \frac{\partial^2 \phi_{ch}(x, y, z)}{\partial y^2} + \frac{\partial^2 \phi_{ch}(x, y, z)}{\partial z^2} = -\frac{qN_{ch}}{\varepsilon_{ch}}$$
(1)

where  $\epsilon_{ch}$  is the permittivity of the semiconductor fin, and  $N_{ch}$  denotes the channel doping concentration.



FIGURE 1. Schematic sketch of the tri-gate structure in this study. The doping concentration of the Si substrate is  $1E20 \text{ cm}^{-3}$  (n-type).

The required boundary conditions can be described as

$$\phi_{ch}(x, y, 0) = V_g - V_{fb} + t_{ox} \frac{\varepsilon_{ch}}{\varepsilon_{ox}} \left. \frac{\partial \phi_{ch}(x, y, z)}{\partial z} \right|_{z=0}$$
(2a)

$$\phi_{ch}\left(x, y, W_{fin}\right) = V_g - V_{fb} - t_{ox} \frac{\varepsilon_{ch}}{\varepsilon_{ox}} \left. \frac{\partial \phi_{ch}(x, y, z)}{\partial z} \right|_{z=W_{fin}}$$
(2b)

$$\phi_{ch}\left(H_{fin}, y, z\right) = V_g - V_{fb} - t_{ox} \frac{\varepsilon_{ch}}{\varepsilon_{ox}} \left. \frac{\partial \phi_{ch}(x, y, z)}{\partial x} \right|_{x = H_{fin}}$$
(2c)

$$\phi_{ch}(x,0,z) = -\phi_{ms} + V_s \tag{2d}$$

$$\phi_{ch}(x,L,z) = -\phi_{ms} + V_d \tag{2e}$$

where  $\varepsilon_{ox}$  is the permittivity of gate dielectric, and  $t_{ox}$  the physical thicknesses of gate dielectric.  $V_g$ ,  $V_s$ , and  $V_d$  are the voltage biases of gate, source, and drain, respectively.  $V_{fb}$  represents the flat-band voltage for the gate terminal.  $\phi_{ms}$  is the built-in potential of the source/drain to the channel.

Additionally, the electrostatic potential in the thin BOX region  $\phi_{\text{box}}(x,y,z)$  can be described by the following 3-D Laplace's equation [11]:

$$\frac{\partial^2 \phi_{box}(x, y, z)}{\partial x^2} + \frac{\partial^2 \phi_{box}(x, y, z)}{\partial y^2} + \frac{\partial^2 \phi_{box}(x, y, z)}{\partial z^2} = 0 \quad (3)$$

The required boundary conditions can be described as

$$\phi_{box}\left(-T_{box}, y, z\right) = V_b - V_{fb2} \tag{4a}$$

$$\phi_{box}(x,0,z)$$

$$= (V_b - V_{fb2}) + \frac{(-\phi_{ms} + V_s) - (V_b - V_{fb2})}{T_{box}} (x + T_{box})$$
(4b)

 $\phi_{box}(x, L, z)$ 

$$= (V_b - V_{fb2}) + \frac{(-\phi_{ms} + V_d) - (V_b - V_{fb2})}{T_{box}} (x + T_{box})$$
(4c)

$$\phi_{box}(x, y, -t_{ib}) = (V_b - V_{fb2}) + \frac{(V_g - V_{fb}) - (V_b - V_{fb2})}{T_{box}} (x + T_{box})$$
(4d)

$$\phi_{box}(x, y, W_{fin} + t_{if}) = (V_b - V_{fb2}) + \frac{(V_g - V_{fb}) - (V_b - V_{fb2})}{T_{box}} (x + T_{box})$$
(4e)

where  $V_b$  and  $V_{fb2}$  represent the potential and flat-band voltage for the substrate terminal. Furthermore, the potential solutions in (1) and (3) satisfy the following boundary conditions:

$$\varepsilon_{ch} \cdot \left. \frac{\partial \phi_{ch}(x, y, z)}{\partial x} \right|_{x=0} = \varepsilon_{box} \cdot \left. \frac{\partial \phi_{box}(x, y, z)}{\partial x} \right|_{x=0}$$
(5)

$$\frac{\partial \phi_{ch}(x, y, z)}{\partial y} \bigg|_{x=0} = \left. \frac{\partial \phi_{box}(x, y, z)}{\partial y} \right|_{x=0}$$
(6)

where  $\varepsilon_{box}$  is the permittivity of BOX.

To solve the potential solution in (1) using the above boundary conditions, the 3-D boundary value problems can be divided into three sub-problems, including 1-D Poisson's equation, 2-D and 3-D Laplace's equations. Using the superposition principle, the 3-D Poisson's equation can be solved. The complete channel potential solution is  $\phi_{ch} = \phi_{ch,1} + \phi_{ch,2} + \phi_{ch,3}$  where  $\phi_{ch,1}, \phi_{ch,2}$ , and  $\phi_{ch,3}$ are solutions of the 1-D, 2-D, and 3-D sub-problems in the channel, respectively. The 1-D solution can be expressed as

$$\phi_{ch,1}(x) = -\frac{qN_{ch}}{2\varepsilon_{ch}}x^2 + Ax + B \tag{7a}$$

The 2-D and 3-D solutions can be obtained using the method of separation of variables:

$$\phi_{ch,2}(x, y) = \sum_{n=1}^{\infty} \left\{ \begin{bmatrix} B_n \sinh\left(\frac{n\pi}{H_{eff}}y\right) \\ +E_n \sinh\left(\frac{n\pi}{H_{eff}}(L-y)\right) \end{bmatrix} \cdot \sin\left(\frac{n\pi}{H_{eff}}x\right) \right\}$$
(8a)

$$\phi_{ch,3}(x, y, z) = \sum_{n=1}^{\infty} \sum_{m=1}^{\infty} \left\{ \frac{\sinh\left[\sqrt{\left(\frac{n\pi}{H_{eff}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \cdot z\right]}{+\sinh\left[\sqrt{\left(\frac{n\pi}{H_{eff}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \cdot \left(W_{eff} - z\right)}\right] \right\} \\ \times B_{n,m} \sinh\left(\frac{n\pi}{H_{eff}}x\right) \cdot \sin\left(\frac{m\pi}{L}y\right) + \sum_{i=1}^{\infty} \sum_{m=1}^{\infty} H_{i,m} \\ \times \sinh\left[\sqrt{\left(\frac{i\pi}{W_{eff}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \left(H_{eff} - x\right)\right] \\ \times \sin\left(\frac{i\pi}{W_{eff}}z\right) \cdot \sin\left(\frac{m\pi}{L}y\right)$$
(9a)

VOLUME 3, NO. 6, NOVEMBER 2015

The values of A, B and series coefficients  $(B_n, E_n, B_{n,m}, H_{i,m})$  are given in the APPENDIX. It is noted that the dominant terms of the power series solutions are the first thirty terms. Since the semiconductor fin and the gate dielectric are treated as a homogeneous semiconductor cuboid, the effective width  $(W_{eff})$  and the effective height  $(H_{eff})$  are given by

$$H_{eff} = H_{fin} + t_{ox} \frac{\varepsilon_{ch}}{\varepsilon_{ox}}$$
(10)

$$W_{eff} = W_{fin} + \frac{2\varepsilon_{ch}}{\varepsilon_{ox}} t_{ox}$$
(11)

After deriving the potential solutions, the subthreshold current can be calculated by [12]

$$I_{ds} = q\mu \frac{n_i^2}{N_{ch}} \frac{kT}{q} \left[ 1 - e^{-(qV_{ds}/kT)} \right] \cdot \frac{1}{L} \\ \cdot \int_0^{H_{fin}} \int_0^{W_{fin}} e^{q\phi_{ch}(x, y_{\min}, z)/kT} dz dx \quad (12)$$

where  $\varphi_{ch}(x, y_{min}, z)$  is the highest potential barrier for carrier flow along the y (channel length) direction, and  $V_{ds}$  represents the potential difference between drain ( $V_d$ ) and source ( $V_s$ ). For devices biased in low  $V_{ds}$ , the highest potential barrier occurs at  $y_{min} \sim L/2$  due to the nearly symmetrical potential distribution along the channel. The subthreshold model has been verified with the TCAD simulation that numerically solves the 3-D Poisson's equation [11].

#### III. IMPACT OF BUILD-IN SUBSTRATE BIAS ON DIBL

By using the analytical subthreshold model for tri-gate MOSFETs together with the TCAD numerical simulation [13], Fig. 2(a) compares the DIBL characteristics between GeOI and SOI tri-gate PFETs. It can be seen that for a given drain bias (V<sub>ds</sub>), the DIBL of the GeOI PFET (open square) is always larger than that of SOI (open circle). Conventional wisdom may attribute this solely to the higher permittivity of Ge. However, even though the permittivity of Ge channel is changed to the same value as Si ( $\varepsilon_r = 11.8$ ), the DIBL of the Ge device (open triangle) is still larger than that of SOI. It infers that, in addition to the channel permittivity, there exists another mechanism degrading the DIBL of the GeOI tri-gate PFET.

Fig. 2(b) further compares the DIBL of GeOI and SOI tri-gate PFETs under various substrate bias ( $V_{bs}$ ). It can be seen that, after compensating the impact of channel permittivity, the DIBL of the GeOI PFET (open triangle) is larger than that of SOI (open circle) for any given  $V_{bs}$ . In fact, as indicated by the arrow mark, there is a constant shift between the two curves. In other words, relative to the SOI device, there exists a build-in negative substrate bias in the GeOI PFET so that the DIBL of the GeOI PFET is worse than what permittivity predicts.

This built-in effective substrate bias,  $V_{bs,eff}$ , is intrinsic to the GeOI p-MOSFET with Si substrate. It stems from the discrepancy in the source-to-substrate work-function



FIGURE 2. (a) Comparison of DIBL characteristics between GeOI and SOI tri-gate PFETs. The threshold voltage,  $V_{th}$ , is extracted by a constant current criterion. (b) Substrate-bias dependence of DIBL [defined as  $|V_{th}(V_{ds} = -0.8V) - V_{th}(V_{ds} = -0.05V)|/0.75]$  for GeOI and SOI devices. The arrow mark indicates a constant shift between the open-triangle and open-circle curves.

difference between the GeOI and SOI PFETs, and can be expressed as

$$V_{bs,eff} = \frac{1}{q} \left[ \left( E_{g,Ge} - E_{g,Si} \right) + \left( X_{Ge} - X_{Si} \right) - kT \ln \left( \frac{N_{\nu,Ge}}{N_{\nu,Si}} \right) \right]$$
(13)

where  $E_g$ , X, and  $N_v$  represent the bandgap, electron affinity, and the effective density of states of valence band, respectively. From Eqn. (13), it can be shown that the built-in  $V_{bs,eff} = -0.482$  V for the GeOI PFET. Since Ge and Si possess similar X and  $N_v$ , the  $V_{bs,eff}$  results mainly from their discrepancy in bandgap ( $E_{g,Ge} = 0.663$  eV while  $E_{g,Si} = 1.12$  eV).



FIGURE 3. Comparison of the carrier profiles along the fin height direction for GeOI and SOI tri-gate PFETs. The hole density distributions are extracted at the location where the highest potential barrier occurs along the channel length direction and in the middle of the fin width.

This negative built-in  $V_{bs,eff}$  affects the DIBL of the GeOI PFET because it alters the carrier profile as demonstrated in Fig. 3, which compares the hole distributions along the finheight (H<sub>fin</sub>) direction for GeOI and SOI PFETs. It can be seen that the carrier profile for the GeOI PFET (open square) is closer to the channel/BOX interface than that of SOI (open circle), and the impact of channel permittivity is modest (open triangle). However, if the built-in  $V_{bs,eff}$  of the GeOI PFET is further compensated by applying an external substrate bias ( $V_{bs} = -V_{bs,eff}$ ), the carrier profile of the GeOI PFET (cross) shows a fairly good agreement with that of SOI (open circle). This validates the accuracy of Eqn. (13), and explains why the DIBL of the GeOI PFET is worse than what permittivity predicts (Fig. 2).

Fig. 4 compares the DIBL characteristics for GeOI and SOI tri-gate PFETs over a wider range of design space. It can be seen that, after considering the impact of the built-in V<sub>bs.eff</sub> for the GeOI device, the discrepancy in DIBL between GeOI and SOI PFETs can be fully resolved. In addition, it can be seen from Fig. 4(b) and (c) that while the DIBL can be reduced by the fin-height  $(H_{fin})$  and BOX-thickness  $(T_{box})$ scaling, the impact of the built-in V<sub>bs,eff</sub> on DIBL (the gap between open triangle and open circle) also increases with the down-scaling of H<sub>fin</sub> and T<sub>box</sub>. This is consistent with the observations that tri-gate devices with thin BOX and low fin aspect-ratio can enhance the channel potential modulation efficiency through substrate biasing [14], [15]. On the other hand, Fig. 4(a) indicates that shrinking the fin width  $(W_{fin})$ can mitigate the V<sub>bs.eff</sub> induced DIBL degradation for GeOI tri-gate PFETs.

Finally, it should be noted that the build-in substrate-bias effect reported in this work only occurs for GeOI PFETs. It is negligible in GeOI NFETs due to negligible band offset between conduction bands of Ge and Si.



FIGURE 4. Impacts of (a) fin-width ( $W_{fin}$ ), (b) fin-height ( $H_{fin}$ ), and (c) BOX-thickness ( $T_{box}$ ) scaling on the DIBL characteristics of GeOI and SOI tri-gate PFETs. The nominal devices are designed with L = 20 nm and EOT = 0.8 nm.

#### **IV. CONCLUSION**

We have investigated the intrinsic DIBL characteristics for tri-gate GeOI p-MOSFETs through analytical calculation corroborated with TCAD numerical simulation. We have found that, relative to the SOI counterpart, there exists a build-in negative substrate bias in the GeOI PFET. This built-in  $V_{bs,eff}$ , stemming mainly from the large discrepancy in bandgap between Ge and Si, pulls the carriers toward the channel/BOX interface and thus degrades the DIBL of the GeOI PFET beyond what permittivity predicts. This effect has to be considered in the design and benchmark of trigate GeOI p-MOSFETs. Finally, it should be noted that the quantum-mechanical effect is not considered in our modeling and simulation. For GeOI PFETs with small dimensions, the quantum-mechanical effect may widen the bandgap and push the carriers away from the channel/BOX interface, thus reducing the negative impact of the build-in substrate bias on DIBL.

## **APPENDIX**

The values of A and B for the solution of 1-D Poisson's equation, Eqn. 7(a), can be expressed as

$$A = \frac{\left(V_g - V_{fb}\right) - \left(V_b - V_{fb2}\right) + \frac{qN_{ch}}{2\varepsilon_{ch}} \left(H_{fin}^2 + 2H_{fin} \cdot t_{ox}\frac{\varepsilon_{ch}}{\varepsilon_{ox}}\right)}{H_{fin} + t_{ox}\frac{\varepsilon_{ch}}{\varepsilon_{ox}} + T_{box}\frac{\varepsilon_{ch}}{\varepsilon_{box}}}$$
(7b)

$$B = \frac{\varepsilon_{ch}}{\varepsilon_{box}} A \cdot T_{box} + (V_b - V_{fb2})$$
(7c)

In addition, the coefficients  $B_n$  and  $E_n$  for the solution of 2-D Laplace's equation, Eqn. 8(a), can be described as

$$B_{n} = \frac{1}{\sinh\left(\frac{n\pi L}{H_{eff}}\right)} \begin{bmatrix} \frac{qN_{ch} \cdot \left(H_{eff}\right)^{2}}{\varepsilon_{ch}} \left(\frac{2 \cdot [(-1)^{n} - 1]}{(n\pi)^{3}} - \frac{(-1)^{n}}{n\pi}\right) \\ + \frac{2AH_{eff}(-1)^{n}}{n\pi} \\ + 2(-\phi_{ms} + V_{d} - B)\frac{1 - (-1)^{n}}{n\pi} \end{bmatrix}$$

$$(8b)$$

$$E_{n} = \frac{1}{\sinh\left(\frac{n\pi L}{H_{eff}}\right)} \begin{bmatrix} \frac{qN_{ch} \cdot \left(H_{eff}\right)^{2}}{\varepsilon_{ch}} \left(\frac{2 \cdot [(-1)^{n} - 1]}{(n\pi)^{3}} - \frac{(-1)^{n}}{n\pi}\right) \\ + \frac{2AH_{eff}(-1)^{n}}{n\pi} \\ + 2(-\phi_{ms} + V_{s} - B)\frac{1 - (-1)^{n}}{n\pi} \end{bmatrix}$$

$$(8c)$$

Besides, the coefficients  $B_{n,m}$  and  $H_{i,m}$  for the solution of 3-D Laplace's equation, Eqn. 9(a), can be described as

$$B_{n,m} = \frac{1}{\sinh\left(\sqrt{\left(\frac{n\pi}{H_{eff}}\right)^{2} + \left(\frac{m\pi}{L}\right)^{2}} \cdot W_{eff}\right)}} \\ \times \begin{cases} \frac{2}{m\pi} \left(1 - (-1)^{m}\right) \times \begin{bmatrix} 2\left(V_{g} - V_{fb} - B\right) \frac{1 - (-1)^{n}}{n\pi} + \frac{2AH_{eff} \left(-1\right)^{n}}{n\pi} \\ + \frac{qN_{ch} \cdot \left(H_{eff}\right)^{2}}{\varepsilon_{ch}} \left(\frac{2 \cdot \left[(-1)^{n} - 1\right]}{(n\pi)^{3}} - \frac{(-1)^{n}}{n\pi}\right) \end{bmatrix} \\ - B_{n}\frac{2}{L} \cdot \frac{\frac{-1}{m\pi/L}(-1)^{m} \sinh\left(\frac{n\pi L}{H_{eff}}\right)}{1 + \left(\frac{n}{H_{eff}} \times \frac{L}{m}\right)^{2}} - E_{n}\frac{2}{L} \cdot \frac{\frac{1}{m\pi/L} \sinh\left(\frac{n\pi L}{H_{eff}}\right)}{1 + \left(\frac{n}{H_{eff}} \times \frac{L}{m}\right)^{2}} \end{cases}$$
(9b)

$$H_{i,m} = \frac{\sinh\left(\lambda_{i,m} \cdot T_{box}\right)}{\sinh\left(\lambda_{i,m} \cdot H_{eff}\right)} \times \frac{RHS_{n,m}}{LHS_{i,m}}$$
(9c)

where

$$\lambda_{i,m} = \sqrt{\left(\frac{i\pi}{W_{eff}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \tag{9d}$$

$$LHS_{i,m} = \lambda_{i,m} \cosh(\lambda_{i,m}T_{hox})$$

$$HIGH_{m} = H_{n,m} \operatorname{cosh}(H_{m}, m + box) + \frac{\varepsilon_{ch}}{\varepsilon_{box}} \frac{\sinh\left(\lambda_{i,m} \cdot T_{box}\right)}{\sinh\left(\lambda_{i,m} \cdot H_{eff}\right)} \lambda_{i,m} \cosh\left(\lambda_{i,m} H_{eff}\right) \quad (9e)$$

$$RHS_{n,m} = \frac{\varepsilon_{ch}}{\varepsilon_{box}} \sum_{n=1}^{\infty} \begin{bmatrix} B_n \frac{2}{L} \cdot \frac{\frac{-1}{m\pi/L}(-1)^m \sinh\left(\frac{n\pi L}{H_{eff}}\right)}{1 + \left(\frac{n}{H_{eff}} \times \frac{L}{m}\right)^2} \\ + E_n \frac{2}{L} \cdot \frac{\frac{1}{m\pi/L} \sinh\left(\frac{n\pi L}{H_{eff}}\right)}{1 + \left(\frac{n}{H_{eff}} \times \frac{L}{m}\right)^2} \end{bmatrix}$$

$$\times \left(\frac{n\pi}{H_{eff}}\right) \times \frac{2\left(1 - (-1)^i\right)}{i\pi} + \frac{\varepsilon_{ch}}{\varepsilon_{box}} \sum_{n=1}^{\infty} \left[ B_{n,m} \cdot \frac{2}{W_{eff}} \\ \cdot \frac{\frac{(-1)^{i+1} + 1}{i\pi/W_{eff}} \sinh\left(\gamma_{n,m} \cdot W_{eff}\right)}{1 + \left(\frac{\gamma_{n,m}}{i\pi/W_{eff}}\right)^2} \right]$$

$$\times \left(\frac{m\pi^{2}(-1)}{T_{box}}\right)$$
(9f)  
$$\sqrt{\left(\frac{n\pi}{2}\right)^{2} \left(\frac{m\pi}{2}\right)^{2}}$$

$$\Gamma_{n,m} = \sqrt{\left(\frac{n\pi}{T_{box}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \tag{9g}$$

$$\gamma_{n,m} = \sqrt{\left(\frac{n\pi}{H_{eff}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \tag{9h}$$

where  $K_n$ ,  $P_n$ , and  $K_{n,m}$  stem from the 2-D and 3-D potential solutions in the BOX region:

$$K_n = \frac{2}{\sinh\left(\frac{n\pi L}{T_{box}}\right)} \left(-\phi_{ms} + V_s - B\right) \frac{(-1)^{n+1}}{n\pi}$$
(9i)

$$P_n = \frac{2}{\sinh\left(\frac{n\pi L}{T_{box}}\right)} \left(-\phi_{ms} + V_d - B\right) \frac{(-1)^{n+1}}{n\pi} \qquad (9j)$$

$$K_{n,m} = \frac{1}{\sinh\left(\sqrt{\left(\frac{n\pi}{T_{box}}\right)^2 + \left(\frac{m\pi}{L}\right)^2} \cdot W_{eff}\right)}} \\ \left\{ \begin{array}{l} \frac{2}{m\pi} \left(1 - (-1)^m\right) \\ \times \left[ \left(V_g - V_{fb} - B\right) \frac{(-1)^{n+1}}{n\pi} \right] \\ - K_n \frac{2}{L} \cdot \frac{\frac{-1}{m\pi/L} (-1)^m \sinh\left(\frac{n\pi L}{T_{box}}\right)}{1 + \left(\frac{n}{T_{box}} \times \frac{L}{m}\right)^2} \\ - P_n \frac{2}{L} \cdot \frac{\frac{1}{m\pi/L} \sinh\left(\frac{n\pi L}{T_{box}}\right)}{1 + \left(\frac{n}{T_{box}} \times \frac{L}{m}\right)^2} \end{array} \right\}$$
(9k)

#### REFERENCES

- E. Karl *et al.*, "A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry," in *Proc. ISSCC*, San Francisco, CA, USA, 2012, pp. 230–232.
- [2] J. Kavalieros *et al.*, "Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering," in *VLSI Symp. Tech. Dig. Papers*, Honolulu, HI, USA, Jun. 2006, pp. 50–51.
- [3] B. Liu et al., "Germanium multiple-gate field-effect transistors formed on germanium-on-insulator substrate," *IEEE Trans. Electron. Devices*, vol. 60, no. 6, pp. 1852–1860, Jun. 2013.
- [4] C.-T. Chung *et al.*, "Epitaxial germanium on SOI substrate and its application of fabricating high I<sub>on</sub>/I<sub>off</sub> ratio Ge FinFETs," *IEEE Trans. Electron. Devices*, vol. 60, no. 6, pp. 1878–1883, Jun. 2013.
- [5] J. Feng et al., "P-channel germanium FinFET based on rapid melt growth," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 637–639, Jul. 2007.
- [6] B. Duriez *et al.*, "Scaled p-channel Ge FinFET with optimized gate stack and record performance integrated on 300 mm Si wafers," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2013, pp. 20.1.1–20.1.4.
- [7] M. J. H. van Dal *et al.*, "Germanium p-channel FinFET fabricated by aspect ratio trapping," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 430–436, Feb. 2014.
- [8] S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, "Modeling 20-nm germanium FinFET with the industry standard FinFET model," *IEEE Electron Device Lett.*, vol. 35, no. 7, pp. 711–713, Jul. 2014.
- [9] L. Shifren *et al.*, "Predictive simulation and benchmarking of Si and Ge pMOS FinFETs for future CMOS technology," *IEEE Trans. Electron Devices*, vol. 61, no. 7, pp. 2271–2277, Jul. 2014.
- [10] S. Takagi *et al.*, "Device structures and carrier transport properties of advanced CMOS using high mobility channels," *Solid-State Electron.*, vol. 51, pp. 526–536, Apr. 2007.

- [11] S.-H. Wu, C.-H. Yu, C.-H. Chiang, and P. Su, "Investigation of multi-Vth efficiency for trigate GeOI p-MOSFETs using analytical solution of 3-D Poisson's equation," *IEEE Trans. Electron Devices*, vol. 62, no. 1, pp. 88–93, Jan. 2015.
- [12] D. S. Havaldar, G. Katti, N. DasGupta, and A. DasGupta, "Subthreshold current model of FinFETs based on analytical solution of 3-D Poisson's equation," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 737–742, Apr. 2006.
- [13] ATLAS User's Manual, SILVACO, Santa Clara, CA, USA, 2008.
- [14] M. Saitoh, K. Ota, C. Tanaka, K. Uchida, and T. Numata, "10nm-diameter tri-gate silicon nanowire MOSFETs with enhanced high-field transport and Vth tunability through thin BOX," in *Proc. VLSI Symp.*, Honolulu, HI, USA, Jun. 2012, pp. 11–12.
- [15] T. Nagumo and T. Hiramoto, "Design guideline of multi-gate MOSFETs with substrate-bias control," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3025–3031, Dec. 2006.



**SHU-HUA WU** (S'13) received the M.S. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2009, where she is currently pursuing the Ph.D. degree with the Institute of Electronics.



**CHANG-HUNG YU** (S'11) received the B.S. degree from National Taiwan University, Taipei, Taiwan, in 2007, and the M.S. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2011, where he is currently pursuing the Ph.D. degree with the Institute of Electronics. His research includes design and modeling of emerging CMOS devices.



**PIN SU** (S'98–M'02) received the Ph.D. degree from the University of California at Berkeley. He is currently a Professor with the Department of Electronics Engineering, National Chiao Tung University, Taiwan. His research interests include silicon-based nanoelectronics, modeling and design for exploratory/post CMOS devices, and circuit-device interaction and co-optimization for low-power applications. He has published over 200 refereed journal and conference papers. He has served in the technical committee of IEDM from 2012 to 2013.