



## Soft breakdown of hafnium oxynitride gate dielectrics

Jer Chyi Wang, De Ching Shie, Tan Fu Lei, and Chung Len Lee

Citation: Journal of Applied Physics **98**, 024503 (2005); doi: 10.1063/1.1977198 View online: http://dx.doi.org/10.1063/1.1977198 View Table of Contents: http://scitation.aip.org/content/aip/journal/jap/98/2?ver=pdfcov Published by the AIP Publishing

## Articles you may be interested in

Dielectric breakdown in polycrystalline hafnium oxide gate dielectrics investigated by conductive atomic force microscopy J. Vac. Sci. Technol. B **29**, 01AB02 (2011); 10.1116/1.3532945

Reliability of HfSiON gate dielectric silicon MOS devices under [110] mechanical stress: Time dependent dielectric breakdown J. Appl. Phys. **105**, 044503 (2009); 10.1063/1.3074299

Electric-field-driven dielectric breakdown of metal-insulator-metal hafnium silicate Appl. Phys. Lett. **91**, 243514 (2007); 10.1063/1.2825288

Nucleation and growth study of atomic layer deposited HfO 2 gate dielectrics resulting in improved scaling and electron mobility J. Appl. Phys. **99**, 023508 (2006); 10.1063/1.2161819

Non-Gaussian behavior and anticorrelations in ultrathin gate oxides after soft breakdown Appl. Phys. Lett. **74**, 1579 (1999); 10.1063/1.123622

# AIP Re-register for Table of Content Alerts



# Soft breakdown of hafnium oxynitride gate dielectrics

Jer Chyi Wang<sup>a)</sup>

Nanya Technology Corporation, Hwa Ya Technology Park, 669 Fu-Hsing 3rd Road, Kueishan 333, Taoyuan, Taiwan, Republic of China

De Ching Shie, Tan Fu Lei, and Chung Len Lee

Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, Republic of China

(Received 12 January 2005; accepted 24 May 2005; published online 18 July 2005)

A detailed study of soft breakdown modes for hafnium oxynitride (HfON) gate dielectrics under stress is investigated. Two types of soft breakdown, digital and analog modes, are observed in HfON gate dielectrics, featuring gate voltage fluctuation accompanying random telegraph noise and nonswitching 1/f noise, respectively. The dependence of gate area, oxide thickness, and stress current density on breakdown modes is also studied. Thin oxide thickness and small gate area contribute to the enhancement of charge to breakdown ( $Q_{bd}$ ). Large Joule heat damage generated under stress inducing the analog soft breakdown for thick hafnium oxynitride films is proposed to clearly understand the breakdown of HfON gate dielectrics. © 2005 American Institute of Physics. [DOI: 10.1063/1.1977198]

## I. INTRODUCTION

The ultrathin oxide breakdown is an important issue for ultralarge scale integration (ULSI) integrated circuits (ICs). According to the International Technology Roadmap for Semiconductors (ITRS) projection,<sup>1</sup> the 70-nm node technology will require a gate dielectric with an effective oxide thickness (EOT) of 0.7-1.2 nm, approaching the limit of practical oxide thickness.<sup>2</sup> This is a fundamental limit which cannot be overcome by technological improvement. Nevertheless, since scaling of SiO<sub>2</sub> and oxynitride below 1 nm is not acceptable due to tunneling leakage,<sup>3,4</sup> nonuniformity<sup>5</sup> and intrinsic reliability concerns,<sup>6,7</sup> the gate dielectrics of a high dielectric constant (high k) are much requested. Of all the dielectric materials, hafnium dioxide  $(HfO_2)^{8,9}$  and its silicate (HfSi<sub>x</sub>O<sub>y</sub>),<sup>10,11</sup> aluminate (HfAl<sub>x</sub>O<sub>y</sub>),<sup>12,13</sup> and oxynitride<sup>14,15</sup> (HfON) have gained much more attention in recent years.

It is widely studied that the breakdown degradation of ultrathin oxide (<5 nm) is quite serious when it is subjected to electrical stress.<sup>16,17</sup> Soft breakdown (SBD) or quasibreakdown is defined by an abrupt increase of oxide conductance which is several orders of magnitude smaller than that associated with the hard breakdown (HBD). It is related to the generation of a critical number of traps in the gate dielectric layer and the interface which forms a weak localized percolative cluster between the gate electrode and substrate,<sup>18-22</sup> while dielectric breakdown (hard breakdown) is considered to result from the amounts of electron fluence through the gate dielectrics.<sup>23–25</sup> Besides, two main types of quasibreakdown modes were investigated recently.<sup>16,26,27</sup> Digital soft breakdown (D-SBD) was reported to be due to the creations of electron trappings accompanied with lattice reconstruction to reduce the local strain.<sup>26</sup> The discrete level fluctuations are attributed to the slow trapping and emission of electrons at the traps located near the conductive path. On the other hand, analog soft breakdown (A-SBD) has various ranges of hopping process as a result of the existence of various leakage paths in the oxide with high density of localized states, affecting the bulk conductance of the film<sup>28,29</sup> and damaging the oxide lattice by the large Joule heat.<sup>17,30</sup>

However, for high-k gate dielectrics, little is known about the soft breakdown itself and the conduction properties after the breakdown. It was only reported that the Weibull slopes, area scaling factors, and lifetime projection for SBD and HBD were quite different.<sup>31-34</sup> In this work, we investigate the breakdown modes of hafnium oxynitride (HfON) gate dielectrics under stress. The dependence of gate area, oxide thickness, and stress current density on breakdown modes is also studied. Possible leakage paths of soft breakdown are proposed to clearly understand the breakdown of HfON gate dielectrics. The paper is organized as follows. The device fabrication and characterization processes used in the study are described in Sec. II. Section III presents the characteristics of soft breakdown. The emphasis is on the dependence of gate area, oxide thickness, and stress current density on breakdown modes. Finally, Sec. IV draws a conclusion.

## **II. EXPERIMENT**

Al/TaN/HfO<sub>2</sub>/*p*-Si capacitors with areas of 6.36  $\times 10^{-5}$  and 2.54  $\times 10^{-4}$  cm<sup>2</sup> were fabricated on 4-in. *p*-type Si wafers. First, the 5- and 12-nm-thick HfO<sub>2</sub> films were deposited by an electron-beam evaporation. After the gate dielectric had been formed, some of the samples were treated by NH<sub>3</sub> plasma at 20 W for 5 min (PNH<sub>3</sub>) to form the HfON.<sup>35</sup> A TaN film of 25 nm was then deposited by a sputter. Thereafter, a 500-nm-thick Al film was deposited on the TaN film by a thermal coater. The gate of the capacitor was then defined lithographically and etched. Finally, a 500-nm-thick Al film was also deposited on the backside of the wafer

0021-8979/2005/98(2)/024503/5/\$22.50

<sup>&</sup>lt;sup>a)</sup>Electronic mail: jcwang.ee87g@nctu.edu.tw



FIG. 1. Measured gate voltage under a  $-0.1 \text{ mA/cm}^2$  constant current stress of HfON gate dielectrics. Hard breakdown (HBD) and two types of soft breakdown (SBD), digital and analog modes, were observed. The inset shows the random telegraph switching noise (RTSN) of D-SBD.

to form the ohmic contact. The EOTs of 1.53 nm for 5 and 4.65 nm for 12-nm-thick  $HfO_2$  films were estimated from the strong accumulation region of the high-frequency (0.1 MHz) capacitance-voltage (*C*-*V*) curves without deducting the quantum confinement effect. The *C*-*V* characteristics and stress test were measured by using a HP4284A precision *LCR* meter and a HP4156B semiconductor parameter analyzer, respectively.

#### **III. RESULTS AND DISCUSSION**

Figure 1 shows the gate voltage versus stress time characteristics of the 1.53-nm HfON gate dielectrics observed during a constant -0.1 mA/cm<sup>2</sup> current stress. The nearly constant gate voltage before the breakdown indicates that a small density of charge is trapped in the dielectric film. The HfON dielectrics breakdown properties are classified into three modes in accordance with their voltage-time characteristics after breakdown. Normal hard breakdown is observed with an obvious voltage change of the dielectrics. A relatively small voltage drop, called soft breakdown, gives rise to an important reliability issue for future metal-oxidesemiconductor (MOS) device with high-k gate dielectrics.<sup>36,37</sup> After soft breakdown, voltage fluctuation like nonswitching 1/f noise is called the A-SBD, while randomtelegraph-switching-noise-like fluctuation (RTSN) shown in the inset of Fig. 1 is the D-SBD. A difference between analog



FIG. 2. Current density vs gate voltage (*J-V*) characteristics of fresh and degraded HfON gate dielectrics with an oxide thickness of 1.53 nm. The stress current density is  $-0.1 \text{ mA/cm}^2$ .



FIG. 3. Current density vs gate voltage (*J-V*) characteristics of fresh and degraded HfON gate dielectrics with an oxide thickness of 4.65 nm. The stress current density is  $-0.1 \text{ mA/cm}^2$ .

and digital modes is also seen in the *J*-*V* characteristics of the postbreakdown HfON dielectric film. Figure 2 shows the gate current density versus gate voltage characteristics of the 1.53-nm HfON gate dielectrics under a  $-0.1 \text{ mA/cm}^2$  constant current stress. For a 10-s stress, the stress-induced leakage current (SILC) is found to be similar to the fresh sample. After the soft breakdown, the gate current increases dramatically. The characteristics of analog mode SBD are quite different from that of digital mode, which the gate current is found to be much smaller.

Figure 3 shows the gate current density versus gate voltage characteristics of the 4.65-nm HfON gate dielectrics under a -0.1 mA/cm<sup>2</sup> constant current stress. Gradual increase of SILC is observed in the initial stage and called the lowvoltage peak current (LVPC) owing to the hole injection to traps in the vicinity of HfON/interfacial layer (IL) interface through the interfacial layer.<sup>38</sup> Unlike the thin HfON film, analog mode soft breakdown is preferred to occur at the thick HfON gate dielectrics after the breakdown. This breakdown will increase the gate leakage current greatly. Figure 4 shows the generation probability of each mode as a function of stress current density, capacitor area, and dielectric thickness.



FIG. 4. Generation probability of HBD, digital soft breakdown (D-SBD), and analog soft breakdown (A-SBD) as a function of stress current density, capacitor area, and oxide thickness.

[This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to ] IP



FIG. 5. Stress current-density dependence of time to breakdown for hard breakdown and two modes of soft breakdown. Averaged values are obtained using 20 samples with EOT of 1.53-nm HfON gate dielectrics for each stress condition.

We carried out the breakdown experiments using 20 samples for each stress condition. Digital and analog modes of SBD occur mainly in thin and thick gate dielectrics, respectively, and the generation probability of SBD increases with capacitor area. Note that the digital SBD can be observed in thick HfON film when gate area and stress current density are sufficiently small. Moreover, hard breakdown becomes dominant at high stress current both in thin and thick dielectric films.

Figure 5 shows the stress current density versus average time-to-breakdown characteristics of 1.53-nm HfON gate dielectrics with a gate area of  $6.36 \times 10^{-5}$  cm<sup>2</sup>. The time to breakdown ( $t_{BD}$ ) has a strong relationship with the stress current density. It should be noticed that all the data lie on a universal line, indicating that  $t_{BD}$  is a unique function of the stress current density regardless of the breakdown modes, which have been observed at the ultrathin silicon dioxide.<sup>26,27</sup> Figure 6 shows the Weibull distribution of charge to breakdown ( $Q_{bd}$ ) of HfON gate dielectrics with EOTs of 1.53 and 4.65 nm and gate areas of  $6.36 \times 10^{-5}$  and  $2.54 \times 10^{-4}$  cm<sup>2</sup>. A constant current-density stress of -0.2 mA/cm<sup>2</sup> is applied to the dielectric films. Large charge to breakdown is obtained at thin HfON gate dielectrics and small gate area. We can also obtain the breakdown charge up



FIG. 6. Weibull distribution of charge to breakdown ( $Q_{bd}$ ) of HfON gate dielectrics with EOT, of 1.53 and 4.65 nm and gate areas of  $6.36 \times 10^{-5}$  and  $2.54 \times 10^{-4}$  cm<sup>2</sup>. Constant current stress ( $-0.2 \text{ mA/cm}^2$ ) is applied to the gate.



FIG. 7. Average Joule heat vs stress current density of HfON and SiO<sub>2</sub> films with different EOTs. The circular and triangular symbols represent the HfON and SiO<sub>2</sub> films, respectively. The gate area is  $6.36 \times 10^{-5}$  cm<sup>2</sup>.

to 2.5 C/cm<sup>2</sup> from the 1.53-nm HfON gate dielectrics with the gate area of  $6.36 \times 10^{-5}$  cm<sup>2</sup>. To determine the lifetime dependence on area scaling, we then investigate the Weibull slope  $\beta$  of HfON film with different gate areas. The Weibull slope  $\beta$  of thin and thick HfON films with small areas are about 1.85 and 2.4, respectively, whereas that with large areas are about 1.44 and 1.2, respectively. For intrinsic breakdown, the Weibull slope  $\beta$  of thin and thick oxide films was almost the same and exhibited small thickness dependence for gate injection. It was suggested that the breakdown of dielectric films was determined by process-induced defects, causing weak points in oxide.<sup>33,39</sup> However, for highk/IL-stacked structure, interfacial layer between the high-kfilm and silicon substrate plays an important role on the breakdown, especially on soft breakdown. The decrease of Weibull slope  $\beta$  with gate area increasing for the thick HfON films is much larger than that for the thin one owing to the high probability of SBD occurrence, as shown in Fig. 4. Note that digital and analog modes of SBD occur mainly in thin and thick HfON films, respectively, meaning the D-SBD exhibits smaller area dependence of Weibull slope  $\beta$  than the A-SBD.

Figure 7 shows the average Joule heat versus stress current density of HfON and SiO<sub>2</sub> films with different EOTs. Obviously, the Joule heat increases with the stress current density. Hafnium oxynitride with thick oxide thickness exhibits larger Joule heating under stress than that with the thin one. However, the Joule heats of thin and thick  $SiO_2$  films from Ning and Tomita *et al.*,<sup>40,26</sup> respectively, are almost the same, which are much smaller than that of the thick HfON film. It is reported that the Joule heat is directly related to the thermal conductivity of the dielectric films.<sup>41,42</sup> For ultrathin dielectric films, the thermal conductivity is determined by the deposition method and interface thermal resistance  $(R_I)$ . The HfON films deposited by physical vapor deposition (PVD) exhibit high void density and high interface thermal resistance, resulting in the low thermal conductivity as compared to the thermal SiO<sub>2</sub> films. The low thermal conductivity will contribute to the high Joule heating in the local conductive path, leading to lateral propagation of the leakage spots and the dielectrics are more easily broken down. Moreover, large current flows through the leakage path, and the additional traps create to enlarge the leakage more laterally.





(b)

FIG. 8. Schematic view of leakage paths of soft breakdown for HfON/interfacial layer-stacked structure with (a) thin and (b) thick oxide thicknesses. Prior breakdown of interfacial layer (IL) owing to the high field applied leads to the soft breakdown of the hafnium oxynitride gate dielectrics.

When the current on the occurrence of pre-SBD is large enough to damage the HfO<sub>2</sub> lattice, current conduction characteristics are changed,<sup>27</sup> resulting in the significant A-SBD of thick hafnium gate dielectrics. For thin dielectric films, D-SBD is quite easy to happen (shown in Fig. 4) owing to the low Joule heat generated as compared with the thick one. Besides, we can also find that the electrical conductivity increases enormously after the analog SBD, which is larger than that after the digital SBD, as shown in Fig. 2. Previous research<sup>43</sup> has proposed that Joule heating will lead to the increase of electrical conductivity of gate dielectrics after the soft breakdown. Figure 8 shows the schematic views of leakage paths of soft breakdown for HfON/IL-stacked structure with (a) thin and (b) thick dielectric thicknesses. Prior breakdown of interfacial layer owing to the high electric field applied is proposed,<sup>33,44,45</sup> leading to the apparent soft breakdown effect of the hafnium oxynitride gate dielectrics. The low-energy dissipation in the oxide layer and trapping and emission of electrons at the traps located near the conductive path in the gate dielectrics contribute to the digital soft breakdown of thin HfON film shown in Fig. 8(a). On the other hand, as shown in Fig. 8(b), the existence of various leakage paths in the dielectric film with high density of localized traps owing to the large Joule heating under stress is responsible for the obvious analog soft breakdown in thick HfON film.

#### **IV. CONCLUSION**

In this work, characterization of soft breakdown modes for HfON gate dielectrics under stress was proposed. We have observed that soft breakdown can be classified into two different modes, digital and analog SBD, for HfON gate dielectrics. Digital SBD featured gate voltage fluctuation accompanying random telegraph noise and analog mode showed a nonswitching 1/f noise-like fluctuation. The dependence of gate area, oxide thickness, and stress current density on breakdown modes was investigated, and thin oxide thickness and small gate area contributed to the enhancement of charge to breakdown ( $Q_{bd}$ ). We have also proposed that large Joule heat damage induced the analog soft breakdown for thick hafnium oxynitride film, and the breakdown of HfON gate dielectrics was clearly understood.

### ACKNOWLEDGMENTS

The authors would like to thank the National Science Council of Taiwan ROC, for their financial support under Contract No. NSC92-2215-E-009-022, and National Nano Device Laboratory, ROC, for their technical assistance.

- <sup>2</sup>D. A. Muller, T. Sorsch, S. Moccio, F. H. Baumann, K. Evans-Lutterodt, and G. Timp, Nature (London) **399**, 758 (1999).
- <sup>3</sup>A. I. Kingon, J. P. Maria, and S. K. Streiffer, Nature (London) **406**, 1032 (2000).
- <sup>4</sup>S.-H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, IEEE Electron Device Lett. **18**, 209 (1997).
- <sup>5</sup>S. Okhonin and P. Fazan, Adv. Semi. Devices and Microsystems 5 (1998).
- <sup>6</sup>J. H. Stathis and D. J. DiMaria, Tech. Dig. Int. Electron Devices Meet. 167 (1998).
- <sup>7</sup>E. Wu, E. Nowak, A. Vayshenker, J. McKenna, D. Harmon, and R.-P. Vollertsen, IEEE Trans. Device Mater. Reliab. **1**, 69 (2001).
- <sup>8</sup>S. B. Samavedam *et al.*, Tech. Dig. Int. Electron Devices Meet. 433 (2002).
- <sup>9</sup>K. Kukli, M. Ritala, J. Sundqvist, J. Aarik, J. Lu, T. Sajavaara, M. Leskelä, and A. Hårsta, J. Appl. Phys. **92**. 5698 (2002).
- <sup>10</sup>M. Koyama et al., Tech. Dig. Int. Electron Devices Meet. 849 (2002),
- <sup>11</sup>A. Callegari, E. Cartier, M. Gribelyuk, H. F. Okorn-Schmidt, and T. Zabel, J. Appl. Phys. **90**, 6466 (2001).
- <sup>12</sup>W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, IEEE Electron Device Lett. 23, 649 (2002).
- <sup>13</sup>J.-H. Lee et al., VLSI Tech. Symp. Dig. 84 (2002).
- <sup>14</sup>C. H. Choi, S. J. Rhee, T. S. Jeon, N. Lu, J. H. Sim, R. Clark, M. Niwa, and D. L. Kwong, Tech. Dig. - Int. Electron Devices Meet. 857 (2002).
- <sup>15</sup>C. S. Kang et al., Tech. Dig. Int. Electron Devices Meet. 865 (2002).
- <sup>16</sup>S. H. Lee, B. J. Cho, J. C. Kim, and S. H. Choi, Tech. Dig. Int. Electron Devices Meet. 605 (1994).
- <sup>17</sup>M. Depas, T. Nigam, and M. Heyns, IEEE Trans. Electron Devices 43, 1499 (1996).
- <sup>18</sup>Y. H. Kim *et al.*, IEEE Electron Device Lett. **23**, 594 (2002).
- <sup>19</sup>R. Degraeve, G. Groeseneken, R. Bellens, M. Depas, and H. E. Maes, Tech. Dig. - Int. Electron Devices Meet. 863 (1995).
- <sup>20</sup>M. Houssa, T. Nigam, P. W. Mertens, and M. M. Heyns, J. Appl. Phys. 84, 4351 (1998).
- <sup>21</sup>J. H. Stathis and D. J. DiMaria, Tech. Dig. Int. Electron Devices Meet. 167 (1998).
- <sup>22</sup>J. H. Stathis, Proc. Int. Rel. Phys. Symp. 132 (2001).
- <sup>23</sup>E. M. Vogel, J. S. Suehle, M. D. Edelstein, B. Wang, Y. Chen, and J. B. Bernstein, IEEE Trans. Electron Devices **47**, 1183 (2000).
- <sup>24</sup>D. J. DiMaria, J. Appl. Phys. **86**, 2100 (1999).
- <sup>25</sup>P. E. Nicollian, W. R. Hunter, and J. C. Hu, Proc. Int. Rel. Phys. Symp. 7 (2000).
- <sup>26</sup>T. Tomita, H. Utsunomiya, T. Sakura, Y. Kamakura, and K. Taniguchi, IEEE Trans. Electron Devices 46, 159 (1999).
- <sup>27</sup>T. Sakura, H. Utsunomiya, Y. Kamakura, and K. Taniguchi, Tech. Dig. -Int. Electron Devices Meet. 183 (1998).
- <sup>28</sup>L. M. Lust and J. Kakalios, Phys. Rev. Lett. **75**, 2192 (1995).
- <sup>29</sup>M. J. Kirton and M. J. Uren, Adv. Phys. **38**, 367 (1989).
- <sup>30</sup>M. Nafría, J. Suné, and X. Aymerich, J. Appl. Phys. **73**, 205 (1993).
- <sup>31</sup>S. J. Lee, S. J. Rhee, R. Clark, and D. L. Kwong, VLSI Tech. Symp. Dig.

<sup>&</sup>lt;sup>1</sup>International Technology Roadmap for Semiconductors (Semiconductor Industry Association, 2003).

78 (2002).

- <sup>32</sup>Y. H. Kim, K. Onishi, C. S. Kang, H.-J. Cho, R. Choi, S. Krishnan, M. S. Akbar, and J. C. Lee, IEEE Electron Device Lett. 24, 40 (2003).
- <sup>33</sup>Y. H. Kim *et al.*, IEEE Electron Device Lett. **23**, 594 (2002).
- <sup>34</sup>Y. H. Kim et al., Tech. Dig. Int. Electron Devices Meet. 629 (2002).
- <sup>35</sup>J. C. Wang, D. C. Shie, T. F. Lei, and C. L. Lee, Electrochem. Solid-State Lett. 6, F34 (2003).
- <sup>36</sup>B. E. Weir *et al.*, Tech. Dig. Int. Electron Devices Meet. 73 (1994).
- <sup>37</sup>K.-Y. Fu, Solid-State Electron. **41**, 774 (1997).
- <sup>38</sup>K. Okada et al., J. Appl. Phys. 97, 074505 (2005).

- <sup>39</sup>T. Kauerauf, R. Degraeve, E. Cartier, C. Soens, and G. Groesenenken, IEEE Trans. Electron Devices 23, 215 (2002).
- $^{40}$ T. H. Ning, Proc. Int. Rel. Phys. Symp. 1 (2000).
- <sup>41</sup>S.-M. Lee and D. G. Cahill, J. Appl. Phys. **81**, 2590 (1997).
- <sup>42</sup>T. Yamane, N. Nagai, S.-I. Katayama, and M. Todoki, J. Appl. Phys. **91**, 9772 (2002).
- <sup>43</sup>P. Pan, J. Appl. Phys. **61**, 284 (1987).
- <sup>44</sup>R. Degraeve, B. Kaczer, M. Houssa, G. Groeseneken, M. Heyns, J. S. Jeon, and A. Halliyal, Tech. Dig. Int. Electron Devices Meet. 327 (1999).
  <sup>45</sup>R. Degraeve *et al.*, Proc. Int. Rel. Phys. Symp. 23 (2003).