A Novel PHINES Flash Memory Cell with Low Power Program/Erase, Small Pitch, Two-Bits-Per-Cell for Data Storage Applications

Chih-Chieh Yeh, Tahui Wang*, Senior Member, IEEE*, Wen-Jer Tsai, Tao-Cheng Lu, Ming-Shiang Chen, Yi-Ying Liao, Wenchi Ting, Yen-Hui Joseph Ku, and Chih-Yuan Lu*, Fellow, IEEE*

*Abstract—***A novel programming by hot-hole injection nitride electron storage (PHINES) Flash memory technology is developed.** The memory bit size of $0.046 \ \mu m^2$ is fabricated based on 0.13 - μ m technology. PHINES cell uses a nitride trapping storage **cell structure. Fowler–Nordheim (FN) injection is performed to** raise V_t in erase while programming is done by lowering a local **through band-to-band tunneling-induced hot hole (BTBT HH) injection. Two-bits-per-cell feasibility, low-power and high-speed program/erase, good endurance and data retentivity make it a promising candidate for Flash EEPROM technology in gigabit era applications.**

*Index Terms—***Band-to-band hot hole (BTB HH), charge gain, charge loss, EEPROM, Flash memory cell, Flash memory, nitride storage, over-erasure.**

I. INTRODUCTION

I NTEREST in nitride-based localized trapping storage Flash memory cells has revived for 10-min-cell operation, which can double the memory density [[1](#page-4-0)]–[\[3](#page-4-0)]. Besides, they also show better scalability since charges are stored in nitride traps rather than a polysilicon floating-gate in conventional Flash memory cells. Nitride storage memories do not have floating-gate-induced drain turn-on and coupling issues, which are believed to be the scaling limitations of conventional floating-gate memories [[4\]](#page-4-0), [[5\]](#page-4-0). Various operation schemes were proposed based on the nitride-storage cell structure. SONOS Flash memory with modified Fowler–Nordheim (FN) tunneling programming by electrons and direct-tunneling erasing by holes was proposed a long time ago [[6\]](#page-4-0). The absence of erratic bits and low power operation make SONOS a good candidate for next generation Flash technology. However, the cell retention is still an issue now [\[7](#page-4-0)]. Besides, its large cell size $(6F²$ per bit [[6\]](#page-4-0)) and slow program/erase (P/E) speeds limit its applications. Recently, NROM cell with channel-hot-electron (CHE) programming and band-to-band tunneling induced hot hole (BTBT HH) erasing [\[2](#page-4-0)] has demonstrated excellent intrinsic cell performance. In spite of many advantages, previous works [\[8](#page-4-0)]–[[13\]](#page-4-0) reveal that

W.-J. Tsai, T.-C. Lu, M.-S. Chen, Y.-Y. Liao, W. Ting, Y.-H. J. Ku, and C.-Y. Lu are with Macronix International Company Ltd., Hsinchu 300, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TED.2005.845085

Fig. 1. Schematic representation of a PHINES cell structure.

reliability issues including read disturb, over erase and cell retention after cycling are major challenges of a NROM cell. Swift *et al.* proposed to use uniform tunneling for erasing [[3\]](#page-4-0) instead of the HH injection to reduce stress induced degradation in erase. However, for mass data storage, CHE programming is still not suitable due to its high power consumption.

In this paper, a novel PHINES cell [[1\]](#page-4-0) is proposed based on the nitride storage cell structure. PHINES cell, with its superior reliability, virtual ground array, two-bits-per-cell storage and low power operation, can meet the need of high-density data storage. In addition, PHINES cell with one-bit-per-cell storage has a larger operation window and sensing current, which is suitable for code storage application. Sections II and III will discuss the cell structure and operation principles. Section IV demonstrates its reliability characteristics. Finally, a conclusion will be made in Section V.

II. PHINES CELL STRUCTURE

The PHINES memory cell is a NMOSFET with an ONO stack as the gate dielectric (Fig. 1). The key cell parameters are listed in Table I. The test single cell structure is arranged in a virtual-ground array as shown in Fig. 2, which is free of field isolation. The gate length and gate width are 0.19 and 0.14 μ m, respectively. A double poly technology, novel low-temperature dielectric film fill-in and planarization process is introduced to form a sufficiently thick insulating layer between the local buried-diffusion (BD) bit-lines and the wordlines (WLs) [\[14](#page-4-0)]. Fig. 3(a) and (b) shows the TEM pictures of the cell, in which the X-pitch and Y-pitch are 0.33 and 0.28 μ m, respectively. The thickness of each ONO layer is 9, 6, and 6 nm from top to bottom. The top oxide and bottom oxide are formed by thermal oxidation while nitride is performed by chemical vapor deposition. Unit cell as small as 0.092 μ m² (5.46 F^2) is achieved by using 0.13- μ m technology and the bit size of 0.046 μ m² $(2.73F²)$ is realized with two-bits-per-cell storage. Although

Manuscript received April 21, 2004; revised September 21, 2004. The review of this paper was arranged by Editor R. Shrivastava.

C.-C. Yeh and T. Wang are with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C., and also with Macronix International Company Ltd., Hsinchu 300, Taiwan, R.O.C. (e-mail: ccyeh@mxic.com.tw).

TABLE I KEY CELL PARAMETERS

Design rule	$0.13 \mu m$		
Gate Length	$0.19 \mu m$		
WL Width	$0.14 \mu m$		
BL Width	$0.14 \mu m$		
Unit Cell Area	$0.092 \mu m^2$		
Unit Bit Area	$0.046 \mu m^2$		
Bottom Oxide	6 _{nm}		
Nitride	6nm		
Ton Oxide	9nm		

Fig. 2. Array architecture of a test single cell structure.

Fig. 3. TEM pictures of a PHINES cell along (a) Y-Y' and (b) X-X' (refer to Fig. 2).

PHINES cell can be operated in NOR and NAND array, we only focus on the single-cell characteristics and operation mechanisms in this paper.

III. CELL OPERATION PRINCIPLE

PHINES cell uses gate FN injection (negative gate-to-substrate bias) and BTBT HH injection as the erase and program methods, respectively. The bias conditions are given in Table II. Schematic representations of PHINES cell operation are shown in Fig. 4. Fig. 5 shows the erasing characteristics and the V_t is almost saturated after 1 ms. As shown in Fig. 6, electrons are injected from the gate via tunneling through the top oxide (path 1) in erase operation. Some of the tunnel electrons are captured by the traps (path 2) of the nitride (either deep traps or shallow traps), while the others will inject into the substrate (path 3). Electrons in the shallow traps will easily be drawn out due to the high electric field (path 4) and only electrons in deep traps remain in the nitride. Accordingly, the erase saturation may be caused by the limited amount of deep nitride traps

TABLE II PHYSICAL MECHANISMS AND BIAS CONDITIONS FOR PHINES CELL OPERATION. PLEASE REFER TO FIG. 1 FOR THE CORRESPONDING TERMINALS AND BIT-1 AND BIT-2 IN A PHINES CELL

		Program (BTBT HH)	Erase $(-VgFN)$	Read (Backward)
Bit-1	Vg	-6V	-7V	3V
	Vd	5V	F	0V
	٧s	0V	F	1.6V
	Vb	0V	10V	0V
Bit-2	Vg	-6V	-7V	3V
	Vd	0V	F	1.6V
	Vs	5V	F	0٧
	Vb	0V	10V	0V

and cell V_t will saturate while all deep traps are filled with electrons. PHINES cell does not have an over-erasure problem due to the self-convergent behavior by FN injection, which can help improve the uniformity and tighten the V_t distribution of the erased cells.

The program of a PHINES cell is done by lowering a local V_t through edge BTBT HH injection. Fig. 7 shows the program characteristics of the two bits. In Fig. 7(a), Bit-1 is programmed to a low V_t , while Bit-2 is in the erased state. Bit-2 is subsequently programmed in Fig. 7(b). Since the program is done by bit-by-bit, and shot-by-shot tracking, a verify step is applied after each program shot to well control the program behavior of each bit. The program of each bit stops as its V_t or current passes the program verify. Over-program induced low V_t state leakage between two columns can be suppressed, and tight current and V_t distributions of the program state can be achieved. Read of a PHINES cell is performed by a backward-read scheme as shown in Table II. To read Bit-1 (Bit-2), a source (drain) bias is applied to reduce the channel potential near Bit-2 (Bit-1). The current–voltage (*I–V*) characteristics of each state are shown in Fig. 8. Figs. 9 and 10 show the P/E cycling endurance of one-bit-per-cell and two-bits-per-cell operation, respectively. The V_t window is almost unchanged up to 10-K P/E cycles. A slight window closure is observed after 100-K cycles, which should result from the stress induced degradation of the ONO film.

The electrical performance of a PHINES cell is summarized in Table III. Program can be finished within 200 μ s and erase can be done in 2 ms. V_t -windows of 2 and 1.2 V are obtained for one-bit-per-cell and two-bits-per-cell operation. Since the program current is less than 50 nA/bit, high programming rate can be achieved by parallel programming. Besides, FN-erase also consumes extremely low current (10 fA/cell). Both program and erase are low power operations, which makes it suitable for mass storage (data Flash) applications.

IV. CELL RELIABILITY

Fig. 11 shows the data retention characteristics of three P/E states. V_t loss is less than 0.5 and 0.2 V for high- V_t bits and low- V_t bits, respectively, after 150 °C, 168-h bake in 10 K P/E

Fig. 4. Schematic representation of charges stored in a PHINES cell (top) and channel surface potential (bottom) with two-bits storage. (a) Bit-1 and Bit-2 at erased state. (b) Bit-1 at programmed state and Bit-2 at erased state. (c) Bit-1 at erased state and Bit-2 at programmed state. (d) Bit-1 and Bit-2 at programmed state.

Fig. 5. Negative FN erase characteristics of a PHINES cell. Threshold voltage (V_t) is defined as the applied gate voltage at which the drain current is 1 μ A.

P-sub B-OX SiN T-OX Gate

Fig. 6. Schematic representation of electrical field during negative FN injection in PHINES erase operation.

Fig. 7. Programming characteristics of a PHINES cell. (a) Bit-1 is programmed to low V_t while Bit-2 is maintained at high V_t . (b) Bit-2 is programmed to low V_t while Bit-1 is maintained at low V_t .

cycled cells. Fig. 12 shows the temperature effect on data retention in a high V_t state. Three storage temperatures are compared: 25 °C, 85 °C, and 150 °C. Excellent data retention is obtained. In previous studies [\[15](#page-4-0)], hot electron injection tends to fill traps

Fig. 8. *I–V* characteristics of three cell states (both bits are erased, one bit is programmed and the other bit is erased, both bits are programmed). Solid line represents the *I–V* of Bit-1 and dash line represents the *I–V* of Bit-2. The cells are fresh cells.

Fig. 9. Endurance behavior of one-bit-per-cell application.

with shallower energy in a stressed oxide film. We also use this characterization method to monitor the nitride effect. High V_t state charge loss behavior of two electron injection techniques (FN injection and substrate hot electron injection) is compared in Fig. 13. Two devices are stressed by constant voltage stress $(V_q = -24 \text{ V}, V_d = V_s = V_b = 0 \text{ V})$ for 1000 s. After stress, HH injection is performed to lower the V_t of the devices. Finally, FN injection and substrate hot electron (SHE) injection are used to inject electrons into two devices to raise V_t to 5 V, respectively. V_t shift is measured in the high temperature condition (150 °C). As shown in Fig. 13, the device with FN electron injection shows less charge loss than the device with SHE injection. It is surmised that hot electrons in SHE will jump over the oxide barrier and are randomly captured by deep and shallow

Fig. 10. Endurance behavior of two-bits-per-cell application. The cycle is repeated by erase \Rightarrow Bit-1 program \Rightarrow Bit-2 program. Circles represent that both bits are at high V_t . Up-triangles represent that Bit-1 is at low V_t and Bit-2 is at high V_t . Down-triangles represent that both bits are at low V_t .

TABLE III THE ELECTRICAL PERFORMANCE OF A PHINES CELL. THE V_t WINDOW IN THE TABLE DENOTES THE INITIAL OPERATION WINDOW, WHICH DOES NOT INCLUDE CHARGE LOSS, READ DISTURB, AND OTHER RELIABILITY MARGINS

Program Current	$< 5x10^{-8}$ A/hit	
Erase Current	$<10^{-14}$ A/bit	
Program Time	$200\mu s$ /page	
Erase Time	2 ms/sector	
Vt Window - 1 Bit	2 Volts	
Vt Window - 2 Bit	1.2 Volts	

Fig. 11. Data retention $(V_t \text{ loss})$ versus bake time of three P/E states. The storage temperature is $150 °C$. The cells are 10 K P/E cycled.

traps of nitride. Electrons in shallower traps will easily escape during a storage period and charge loss is observed. However, tunnel electrons by FN injection tend to stay in deep traps of nitride since electrons in shallow traps will be drawn out by high electric field as shown in Fig. 6. According to the Frenkel–Poole model, electrons in deeper traps have longer emission time and good data retention is obtained accordingly.

Read disturb is another reliability issue for Flash memory. As the device is in low V_t states, continuously reading the device will induce disturbance due to the high channel current and hot electron injection. V_t will increase and the read current will degrade accordingly. We also evaluate the read disturb characteristics of a PHINES cell. As shown in Fig. 14, the read condition $(V_g = 3 \text{ V}, V_d = 1.6 \text{ V}, \text{ and } V_s = 0 \text{ V}$ to read Bit-2) is applied to the device while two bits are both at low V_t state (V_t is around

Fig. 12. Temperature effect on data retention in a high V_t state. The cells are 10 K P/E cycled.

Fig. 13. Effects of electron injection methods on high V_t state charge loss at high temperature of 150 °C. After stress of $V_q = -24$ V for 1000 s, two devices are conditioned to high V_t state ($V_t = 5$ V) by two electron injection methods and V_t shift is measured. Two electron injection methods are FN ($V_g = -8$) V, $V_b = 10$ V) injection and SHE injection ($V_g = 2$ V, $V_s = V_d = 0$ V, $V_{\text{PWELL}} = -6 \text{ V}, V_{\text{NWELL}} = -7 \text{ V}.$

Fig. 14. Read disturb evaluation of a PHINES cell.

2 V). The V_t shift of both bits is measured. A V_t drift of 0.2 V is observed in Bit-1 by continuous read of 10 000 s while there is almost no disturbance in Bit-2. The reason is that a high voltage is applied on the drain, which induces hot electron injection at the drain side. Accordingly, the V_t of Bit-1 increases due to hot electron injection and no V_t shift is observed in Bit-2. Likewise, continuously reading Bit-1 ($V_q = 3, V_d = 0$, and $V_s = 1.6$ V) will cause hot electron injection at the source side, which will cause read disturbance in Bit-2.

V. CONCLUSION

PHINES unit cell size of 0.092 μ m² achieved by 0.13 μ m technology is demonstrated. The low power P/E operation, good endurance and data retention, two-bits-per-cell feasibility $(0.046 \ \mu \text{m}^2/\text{bit})$, as well as its simpler process and absence of floating-gate interference issues, make it a promising candidate for future Flash EEPROM technology.

REFERENCES

- [1] C. C. Yeh, W. J. Tsai, M. I. Liu, T. C. Lu, S. K. Cho, C. J. Lin, T. Wang, S. Pan, and C. Y. Lu, "PHINES: A novel low power P/E, small pitch, 2-bit per cell Flash memory," in *IEDM Tech. Dig.*, 2002, pp. 37.4.1–37.4.4.
- [2] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," *IEEE Electron Device Lett.*, vol. 21, no. 11, pp. 543–545, Nov. 2000.
- [3] C. T. Swift, G. L. Chindalore, K. Harber, T. S. Harp, A. Hoefler, C. M. Hong, P. A. Ingersoll, C. B. Li, E. J. Prinz, and J. A. Yater, "An embedded 90 nm SONOS nonvolatile memory utilizing hot electron programming and uniform tunnel erase," in *IEDM Tech. Dig.*, 2002, pp. 37.3.1–37.3.4.
- [4] M. K. Cho and D. M. Kim, "High-performance SONOS memory cells free of drain turn-on and over-erase: Compatibility issue with current Flash technology," *IEEE Electron Device Lett.*, vol. 21, no. 8, pp. 399–401, Aug. 2000.
- [5] J. D. Lee, S. H. Hur, and J. D. Choi, "Effects of floating-gate interference on NAND Flash memory cell operation," *IEEE Electron Device Lett.*, vol. 23, no. 5, pp. 264–266, May 2002.
- [6] I. Fujiwara, H. Aozasa, A. Nakamura, Y. Komatsu, and Y. Hayashi, "0.13 um MONOS single transistor memory cell with separated source lines," in *IEDM Tech. Dig.*, 1998, p. 995.
- [7] M. Tanaka, S. Saida, Y. Mitani, I. Mizushima, and Y. Tsunashima, "Highly reliable MONOS devices with optimized silicon nitride film having deuterium terminated charge traps," in *IEDM Tech. Dig.*, 2002, p. 237.
- [8] W. J. Tsai, N. K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, T. H. Wang, S. Pan, C. Y. Lu, and S. H. Gu, "Data retention behavior of a SONOS type two-bit storage Flash memory cell," in *IEDM Tech. Dig.*, 2001, pp. 32.6.1–32.6.4.
- [9] C. C. Yeh, W. J. Tsai, T. C. Lu, H. Y. Chen, H. C. Lai, N. K. Zous, G. D. You, S. K. Cho, C. C. Liu, F. S. Hsu, L. T. Huang, W. S. Chiang, C. J. Liu, C. F. Cheng, M. H. Chou, C. H. Chen, T. Wang, W. Ting, S. Pan, and C. Y. Lu, "Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type Flash memory," in *IEDM Tech. Dig.*, 2003, pp. 7.5.1–7.5.4.
- [10] W. J. Tsai, S. H. Gu, N. K. Zous, C. C. Yeh, C. C. Liu, C. H. Chen, T. Wang, S. Pan, and C. Y. Lu, "Cause of data retention loss in a nitridebased localized trapping storage Flash memory cell," in *Proc. IRPS*, 2001, pp. 34–38.
- [11] T. Sugizaki, M. Kobayashi, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, H. Tanaka, T. Nakanishi, and Y. Nara, "New 2-bit/Tr MONOS type Flash memory using Al_2O_3 as charge trapping layer," in *Proc. Non-Volatile Semiconductor Memory Workshop*, 2003, pp. 60–61.
- [12] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A novel SONOS structure of $SiO₂/SiN/Al₂O₃$ with TaN metal gate for multigiga bit Flash memories," in *IEDM Tech. Dig.*, 2003, pp. 26.5.1–26.5.4.
- [13] J. Bu and M. H. White, "Effects of two-step high-temperature deuterium anneals on SONOS nonvolatile memory devices," *IEEE Electron Device Lett.*, vol. 22, no. 1, pp. 17–19, Jan. 2001.
- [14] W. J. Tsai, C. C. Yeh, C. C. Liu, C. J. Hwang, Y. C. Chen, T. Liang, A. Liu, R. B. Chang, N. K. Zous, M. I. Liu, T. Wang, W. Ting, J. Ku, and C.-Y. Lu, "Novel PHINES Flash EEPROM with $0.046 \ \mu m^2$ bit size for giga-bit era application," in *Proc. Non-Volatile Semiconductor Memory Workshop*, 2004, pp. 79–82.
- [15] T. Wang, L. P. Chiang, N. K. Zous, T. E. Chang, and C. Huang, "Characterization of various stress-induced oxide traps in MOSFETs by using a subthreshold transient current technique," *IEEE Trans. Electron Devices*, vol. 45, no. 12, pp. 1791–1796, Dec. 1998.

Tahui Wang (S'85–M'86–SM'94) was born in Tao-Yuan, Taiwan, R.O.C., on May 3, 1958. He received the B.S.E.E. degree from National Taiwan University, Taipei in 1980, and the Ph.D. degree in electrical engineering from the University of Illinois, Urbana-Champaign, in 1985.

From 1985 to 1987, he was with Hewlett-Packard Laboratories, Palo Alto, CA, where he was engaged in the development of GaAs HEMT devices and circuits. Since 1987, he has been with the Department of Electronics Engineering, National Chiao-Tung Uni-

versity, Hsinchu, Taiwan where he is currently a Professor. His research interests include hot carrier phenomena characterization and reliability physics in VLSI devices, RF CMOS devices, and nonvolatile semiconductor devices.

Dr. Wang was granted the Best Teacher Award by the Ministry of Education, Taiwan, R.O.C. He has served as technical committee member of many international conferences, among them IEDM, IRPS, and VLSI-TSA. His name was listed in *Who's Who in the World*.

Wen-Jer Tsai was born in Hualien, Taiwan, R.O.C. on April 23, 1969. He received the B.S., M.S., and Ph.D. degrees in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. in 1991, 1993, and 2005, respectively. His Ph.D. research was regarding the reliability issues in a trapping nitride-based nonvolatile memory cell.

During 1991 to 1993, he worked on the modeling and simulation of field emission devices and developed a three-dimensional vacuum microelectronic field emission device simulator. After two years of

military service, he joined Macronix International Company, Ltd., Hsinchu, in 1995 as a Device Engineer. From 1995 to 2000, he has been engaged in simulation, modeling, and design of nonvolatile memory devices. Since 2000, he has been working on the development of nitride-storage Flash memory technology, including the novel device concepts, reliability physics, test chip design, and scaling feasibility.His current research focuses on the device characterization and reliability physics of nonvolatile memory devices.

Tao-Cheng Lu was born in Taiwan, R.O.C. in 1967. He received B.S., M.S., and Ph.D. in electrical engineering in 1989, 1991, and 1993 respectively, all from National Taiwan University, Taipei, Taiwan.

He joined the Macronix International Company, Ltd., Hsinchu, Taiwan in 1995, where he engaged in the simulation and modeling of CMOS and nonvolatile memory devices. From 1997 to 1999, he set up the ESD group in device department and became the manager of the device department in 2000. Currently, he is the Deputy Director of Device

Technology Division and is in charge of Process/Device Simulation, Device Modeling, ESD/Latchup, and Nonvolatile Memory Device Design, including the development of nitride trapping storage Flash devices. His research interests include device/Flash cell reliability and scaling, device modeling, interconnect capacitance measurement and modeling, and on-chip ESD protection. He has published more than 40 papers in technical journals and conferences and has authored and coauthored more than 50 U.S. patents.

Chih-Chieh Yeh received the B.S. and M.S. degrees in electrical engineering from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. 1997 and 1999, respectively.

In 2001, he joined Macronix International, Hsinchu. From 2001 to 2002, he has been working on the device characterization of floating gate Flash memory devices. His current research focuses on the device characterization, array architecture, and reliability physics of trapping storage Flash memory devices.

Ming-Shiang Chen was born in Tainan, Taiwan, R.O.C. on September 22, 1970. He received the B.S. and M.S. degrees in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. in 1992 and 1994, respectively.

He joined Macronix International Company, Ltd., Hsinchu, Taiwan, in 1996 as a device engineer. From 1996 to 1998, he has worked on nonvolatile memory devices characteristics analysis. Since 1998, he was engaged in the development of floating-gate Flash memory technology, and is currently engaged in

PHINES technology development.

Yi-Ying Liao received the M.S. degree in electrooptical engineering from National Sun Yat-Sen University, Kaohsiung, Taiwan, R.O.C., in 2002.

She joined the Advanced Device Department of Macronix International Company, Ltd., Hsinchu, Taiwan, in 2003. Her research interests include the device characterization and reliability of Flash memory devices.

Wenchi Ting received the Ph.D. degree in electrical engineering from the University of Texas at Austin.

He is currently a Senior Director at Macronix International Company, Hsinchu, Taiwan focusing on developing silicon-nitride trapping based nonvolatile memory processes. His research interests include developing SRAM, EPROM, EEPROM, Flash, and embedded Flash technologies.

Yen-Hui Joseph Ku received the B.S. degree in electrical engineering from National Cheng-Kung University, Tainan, Taiwan, R.O.C. in 1979, and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Texas at Austin in 1983 and 1988, respectively. His research was on the self-aligned silicide and shallow junction formation for deep submicrometer device application.

In 1987, he joined Rapro Technology, Fremont, CA, as a co-founder with the responsibility on RTPCVD reactor design and process development.

From 1991 to 1992, he was with Paradigm Technology, San Jose, CA, where he worked on 0.35 - μ m 4-Mb SRAM technology development. In 1992, he joined LSI Logic, Santa Clara, CA, where he worked on advanced logic technology development and served as Integration Manager of the R&D Division until 1997. He joined the Technology Development Division of the Macronix International Company, Hsinchu, Taiwan. He currently leads Technology Development Center and is responsible for the development of advanced nonvolatile memory and embedded SOC technologies. He has published more than 30 papers in technical journals and conferences.

Chih-Yuan Lu (M'77–SM'84–F'94) received the B.S. degree from National Taiwan University, Taipei, Taiwan, R.O.C., in 1972, and the Ph.D. degree in physics from Columbia University, New York, NY, in 1977.

He was a Professor at National Chiao-Tung University, Hsinchu, and then with AT&T Bell Labs from 1984 to 1989. He later joined ERSO/ITRI in 1989 as a Deputy General Director responsible for the MOEA grand Submicrometer Project. This project successfully developed Taiwan's first

eight-inch manufacturing technology with high- density DRAM/SRAM. In 1994, he become the co-founder of Vanguard International Semiconductor Corporation, which is a spin-off memory IC company from ITRI's Submicrometer Project. He was the Vice President of Operation, Vice President of R&D, and later President from 1994 to 1999. He is the chairman and CEO of Ardentec Corporation, a VLSI testing service company and also serves Macronix International Company (MXIC), Ltd, Hsinchu, as a Senior Vice President/CTO. He led MXIC's technology development team to successfully achieve the state-of-the-art nonvolatile memory technology and is now responsible for MXIC's overall memory operation. He has published more than 100 papers and has been granted 123 international patents.

Dr. Lu and was elected a Fellow of the APS. He also received the IEEE Millennium Medal, and the semiconductor R&D Award in Taiwan from Pan Wen Yuan Foundation. He was also granted the National Science & Technology Achievement Award by the Prime Minister of Taiwan because of his leadership and achievement in ITRI's Submicrometer Project.