

# High-Performance Poly-Si TFTs Fabricated by Implant-to-Silicide Technique

Chia-Pin Lin, *Student Member, IEEE*, Yi-Hsuan Xiao, *Student Member, IEEE*, and Bing-Yue Tsui, *Senior Member, IEEE*

**Abstract**—High-performance poly-Si thin-film transistors (TFTs) with fully silicided source/drain (FSD) and ultrashort shallow extension (SDE) fabricated by implant-to-silicide (ITS) technique are proposed for the first time. Using the FSD structure, the S/D parasitic resistance can be suppressed effectively. Using the ITS technique, an ultrashort and defect-free SDE can also be formed quickly at about 600 °C. Therefore, the FSD poly-Si TFTs exhibits better current-voltage characteristics than those of conventional TFTs. It should be noted that the on/off current ratios of FSD poly-Si TFT ( $W/L = 1/4\mu\text{m}$ ) is over  $3.3 \times 10^7$ , and the field-effective mobility of that device is about 141.6 ( $\text{cm}^2/\text{Vs}$ ). Moreover, the superior short-channel characteristics of FSD poly-Si TFTs are also observed. It is therefore believed that the proposed FSD poly-Si TFT is a very promising TFT device.

**Index Terms**—Implant-to-silicide (ITS), silicide source/drain (S/D), thin-film transistor (TFT).

## I. INTRODUCTION

POLYCRYSTALLINE silicon thin-film transistors (poly-Si TFTs) were attractive for many potential applications including the active matrix liquid crystal display (AMLCD) [1], [2]. In order to integrate peripheral driving circuits on the same glass substrate, the device with high on/off current ratio ( $I_{\text{on}}/I_{\text{off}}$ ) by a simple and low-temperature process should be developed. Conventionally, long-term post-ion implantation annealing treatments which was used to activate dopants and remove damage defects was usually carried out using furnace annealing around 600 °C for as long as several tens of hours after the source/drain (S/D) implantation [3]. The prolonged process time of implant annealing caused low throughput in the fabrication of conventional poly-Si TFTs (CN TFTs). Thus, it suffered from a substantial trade-off between performance and throughput.

On the other hand, to reduce parasitic S/D resistance ( $R_p$ ), various techniques such as raised S/D, SiGe raised S/D, and Tungsten-clad S/D poly-Si TFTs were proposed to suppress the large parasitic resistance [4]–[6]. Silicide poly-Si TFTs were also suggested recently [7]. Nevertheless, in the silicide TFTs, in order to activate the dopant and remove implanted damage defect in poly-Si, the long-term post-ion implantation annealing

treatments could not be neglected. Furthermore, the complex process and the quite shallow silicide S/D structure were needed to maintain S/D junction intact [8].

In this letter, to reduce the  $R_p$  of CN TFTs while promote the throughput, we introduce a novel fully silicided S/D poly-Si TFTs (FSD TFTs) with ultrashort S/D extension (SDE) structure by simple, low-temperature ITS technique for the first time [9]. Because of the implant-to-silicide (ITS) technique, different to the process of silicide TFTs, the dopants can be implanted into the silicide region without damage the poly-Si region, and then, activated and diffused out quickly from silicide to the interface of silicide/poly-Si at about 600 °C by rapid thermal annealing (RTA). Therefore, the activation thermal budget for FSD TFTs is less than that for the CN and silicide TFTs. Furthermore, the excellent short channel characteristics are also achieved by the ultra shallow SDE structure. Therefore, high performance novel FSD TFTs with simple, quick, and low temperature process are fabricated and demonstrated in this letter first.

## II. DEVICE FABRICATION

Fig. 1 shows the key fabrication steps for the proposed FSD TFT structure. Briefly, the fabrication begins by depositing an amorphous Si ( $\alpha$ -Si) layer (45 nm) at 550 °C using low-pressure chemical vapor deposition (LPCVD) on 6 in. Si wafers capped with a thermal oxide layer (1  $\mu\text{m}$ ). The deposited  $\alpha$ -Si layer was then recrystallized by solid phase crystallization (SPC) process at 600 °C for 24 h in  $\text{N}_2$  ambient. After patterning the active region, a 45-nm CVD gate oxide and a  $\alpha$ -Si layer (100 nm) were deposited. The  $\alpha$ -Si layer was then patterned to form the gate electrode layer as shown in Fig. 1(a). Next, a 100-nm CVD oxide layer was deposited and anisotropically etched to form a sidewall spacer abutting the poly-Si gate, as shown in Fig. 1(b). Afterwards, a self-aligned silicidation treatment was performed to form the fully silicided S/D. Thus was accomplished by depositing a thin Ni layer (22 nm), followed by a RTA (500 °C, 40 s) step. At the same time, Ni-silicide was formed on poly-Si gate simultaneously. After the silicidation process, a wet etching step in a  $\text{H}_2\text{SO}_4\text{--H}_2\text{O}_2$  (3:1) solution was then used to remove the unreacted Ni layer as shown in Fig. 1(c). Next, an ITS process was employed to form SDE. Phosphorus ions were implanted to silicide at 30 KeV to a dose of  $5 \times 10^{15} \text{ cm}^{-2}$  for n-channel FSD TFTs. Dopants were then diffused out of silicide to form an ultrashort SDE at the channel-S/D interface by a low-temperature RTA process at temperature of 600 °C for 30 s in  $\text{N}_2$  ambient. Because of the low solid-state solubility of phosphorous

Manuscript received December 2, 2004. The review of this letter was arranged by Editor J. Sin.

C.-P. Lin and Y.-H. Xiao are with the Department of Electronics Engineering, Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: bytsui@mail.nctu.edu.tw).

B.-Y. Tsui is with the Department of Electronics Engineering, Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. and also with the National Nano Device Laboratories, Hsinchu 300, Taiwan, R.O.C.  
Digital Object Identifier 10.1109/LED.2005.843929




Fig. 1. Main process flow of the FSD TFTs.

atoms in Ni silicide, they diffused out and piled up at the Si/silicide interface to form an ultrashort SDE as shown in Fig. 1(d). Since the ion implantation process does not damage Si layer directly, the junction would be free of crystalline defects and low junction leakage current could be expected [10]. Finally, typical inter layer dielectric deposition, contact hole patterning, and Al metallization completed the fabrication process. A plasma treatment at 350 °C in NH<sub>3</sub> for 30 min was performed before measurements. For comparison, CN TFTs implanted after gate patterning; then, activated at temperatures of 600 °C for 24 h without silicidation and ITS process steps were also fabricated.

### III. RESULTS AND DISCUSSIONS

Fig. 2(a) depicts the typical transfer characteristics for FSD and CN TFTs at drain voltages ( $V_d$ ) of 0.1 and 5 V. The nominal channel length ( $L$ ) and channel width ( $W$ ) are 4 and 1  $\mu\text{m}$ , respectively. The measured as well as extracted key devices parameters, including threshold voltage ( $V_{th}$ ), subthreshold swing (S.S.), field-effect mobility ( $\mu_{FE}$ ), leakage current ( $I_{off}$  at  $V_d = 5$  V), and on/off current ratio ( $I_{on}/I_{off}$  at  $V_d = 5$  V) are summarized in Fig. 2(b). Obvious improvement in devices characteristics is obtained for FSD TFTs instead of CN TFTs; as shown in Fig. 2(b),  $V_{th}$  decreased from 4 to 3.4 V, SS decreased from





Fig. 3. (a) Output characteristics of FSD and CN TFTs with  $L = 4 \mu\text{m}$  and  $W = 1 \mu\text{m}$ . The circle and triangle are for the FSD and CN TFTs, respectively. (b) The width-normalized ON resistance ( $R_{ON}$ ) of FSD TFTs as a function of channel length. The channel width is fixed at 5  $\mu\text{m}$  while the channel length is varied from 10 to 1  $\mu\text{m}$ .

0.6 to 0.45 V/dec,  $\mu_{FE}$  increased from 3.2 to 141.5  $\text{cm}^2/\text{Vs}$ , and  $I_{on}/I_{off}$  increased from  $9.9 \times 10^5$  to  $3.3 \times 10^7$ . Since the




Fig. 4. Threshold voltage ( $V_{th}$ ) of FSD and CN TFTs with channel length ( $L$ ) varying from 8 to 1  $\mu\text{m}$ , the channel width ( $W$ ) is kept at 3  $\mu\text{m}$ .

ion implantation process does not damage the poly-Si layer directly, the junction would be free of crystalline defects; therefore, the  $I_{off}$  of FSD TFTs is almost identical with that of CN ones. Fig. 3(a) shows the typical output characteristics ( $I_d$ - $V_d$ ) at several different gate voltages for the FSD and CN TFTs. The  $W/L = 1 \mu\text{m}/4 \mu\text{m}$  FSD TFTs exhibits a larger driving current than CN ones, especially under high gate bias. This is because for large gate bias, the channel resistance becomes smaller; hence the dominant resistance is due to the  $R_p$  [11]. The  $R_p$  of FSD TFTs, in the linear region, is also extracted by plotting width-normalized on state resistance ( $R_{ON}$ ) versus gate length ( $L$ ), as shown in Fig. 3(b), [12]. All the width-normalized  $R_{ON}$ - $L$  curves merge at  $L = 0.45 \mu\text{m}$  and have a residual value of a gate voltage-independent  $R_p$  of 2.65  $\text{k}\Omega$ . The  $R_p$  of CN TFTs is also extracted by the same method and is about 20  $\text{k}\Omega$ , which is about 13 times larger than that of FSD TFTs.

To examine the short-channel effect of the FSD TFTs, the threshold voltages ( $V_{th}$ ) rolloff of FSD and CN TFTs are compared in Fig. 4. The  $V_{th}$  is determined by the constant drain current ( $I_d = 1 \text{ nA}/\mu\text{m}$ , at  $V_d = 0.1 \text{ V}$ ) method. Apparently,  $V_{th}$  rolloff of FSD TFTs is effectively released than that of CN devices. The plausible reason is that the diffusion length of SDE of FSD TFTs can be effectively suppressed by the low temperature ITS process; therefore, the effective channel length could be controlled appropriately.

#### IV. CONCLUSION

We have proposed a novel high-performance poly-Si TFT with ultralow parasitic resistance fully silicide S/D and ultra-short SDE by a simple, low-temperature ITS process. The experimental results show that the proposed devices not only depict improved turn-on characteristics by successfully reducing the  $R_p$  but also maintain the low off-state leakage current by SDE region. Superior short channel characteristics are also observed, which may be explained by the ultrashallow SDE of FSD TFTs. Therefore, the proposed FSD TFT is ideally suitable for implementing high-density and high-performance driver circuits on the glass panel for AMLCD applications.

#### REFERENCES

- [1] H. Oshima and S. Morozumi, "Future trends for TFT integrated circuits on glass substrates," in *IEDM Tech. Dig.*, 1989, pp. 157–160.
- [2] D. Brotherton, "Polycrystalline silicon thin film transistors," *Semicond. Sci. Technol.*, pp. 721–738, 1997.
- [3] C. L. Fan and M. C. Chen, "Fabrication of high performance low-temperature poly-Si thin-film transistors using a modulated process," *J. Electrochem. Soc.*, vol. 149, pp. H93–H97, 2002.
- [4] S. Zhang, R. Han, and M. Chen, "A novel self-aligned bottom gate poly-Si TFT with in-situ LDD," *IEEE Electron Device Lett.*, vol. 22, no. 8, pp. 393–395, Aug. 2001.
- [5] D. Z. Peng, T. C. Chang, P. S. Shih, H. W. Zan, T. Y. Huang, C. Y. Chang, and P. T. Liu, "Polycrystalline silicon thin-film transistor with self-aligned SiGe raised S/D," *Appl. Phys. Lett.*, vol. 81, pp. 4763–4765, 2002.
- [6] H. W. Zan, T. C. Chang, P. S. Shih, D. Z. Peng, P. Y. Kuo, T. Y. Huang, C. Y. Chang, and P. T. Liu, "Short-channel poly-Si thin-film transistors with ultra thin channel and self-aligned Tungsten-clad S/D," Schottky barrier metal-oxide-semiconductor field-effect-transistors," *J. Electrochem. Solid-State Lett.*, vol. 7, pp. G.31–G.33, 2004.
- [7] G. T. Sarcona, M. Stewart, and M. K. Hatalis, "Polysilicon thin-film transistors using self-aligned cobalt and nickel silicide source and drain contacts," *IEEE Electron Device Lett.*, vol. 20, no. 7, pp. 332–334, Jul. 2004.
- [8] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 845–851, May 2001.
- [9] C. C. Wang, C. J. Lin, and M. C. Chen, "Formation of NiSi-silicide p+n shallow junctions using implant-through-silicide and low-temperature furnace annealing," *J. Electrochem. Soc.*, vol. 150, no. 9, pp. 557–562, 2003.
- [10] B. Y. Tsui and C. P. Lin, "A novel 25-nm modified-Schottky-barrier FinFET with high performance," *IEEE Electron Device Lett.*, vol. 150, no. 9, pp. 430–432, Sep. 2003.
- [11] H. W. Zan, T. C. Chang, P. S. Shih, D. Z. Peng, P. Y. Kuo, T. Y. Huang, C. Y. Chang, and P. T. Lin, "A study of parasitic resistance effects in thin-film polycrystalline silicon TFTs with Tungsten-clad S/D," *IEEE Electron Device Lett.*, vol. 24, no. 8, pp. 509–512, Aug. 2004.
- [12] S. Luan and G. W. Neudeck, "An experimental study of the S/D parasitic resistance effects in amorphous silicon thin film transistors," *J. Appl. Phys.*, vol. 72, pp. 766–772, Jul. 1992.