# Micro/Nanolithography, MEMS, and MOEMS

Nanolithography.SPIEDigitalLibrary.org

## Ge/IIIV fin field-effect transistor common gate process and numerical simulations

Bo-Yuan Chen Jiann-Lin Chen Chun-Lin Chu Guang-Li Luo Shyong Lee Edward Yi Chang



### Ge/IIIV fin field-effect transistor common gate process and numerical simulations

Bo-Yuan Chen, a,b Jiann-Lin Chen, Chun-Lin Chu, B, Guang-Li Luo, Shyong Lee, and Edward Yi Changa

<sup>a</sup>National Chiao Tung University, Department of Materials Science and Engineering, Hsinchu, Taiwan

Abstract. This study investigates the manufacturing process of thermal atomic layer deposition (ALD) and analyzes its thermal and physical mechanisms. Moreover, experimental observations and computational fluid dynamics (CFD) are both used to investigate the formation and deposition rate of a film for precisely controlling the thickness and structure of the deposited material. First, the design of the TALD system model is analyzed, and then CFD is used to simulate the optimal parameters, such as gas flow and the thermal, pressure, and concentration fields, in the manufacturing process to assist the fabrication of oxide–semiconductors and devices based on them, and to improve their characteristics. In addition, the experiment applies ALD to grow films on Ge and GaAs substrates with three-dimensional (3-D) transistors having high electric performance. The electrical analysis of dielectric properties, leakage current density, and trapped charges for the transistors is conducted by high- and low-frequency measurement instruments to determine the optimal conditions for 3-D device fabrication. It is anticipated that the competitive strength of such devices in the semiconductor industry will be enhanced by the reduction of cost and improvement of device performance through these optimizations. © 2017 Society of Photo-Optical Instrumentation Engineers (SPIE) [DOI: 10.1117/1.JMM.16.2.024501]

Keywords: atomic layer deposition; transistors; numerical simulation; computational fluid dynamics.

Paper 17006 received Feb. 9, 2017; accepted for publication May 1, 2017; published online May 23, 2017.

#### 1 Introduction

The high mobility of oxide-semiconductors indicates their potential as alternatives to conventional Si-based complementary metal-oxide-semiconductor (CMOS) devices. Among them, Ge/III-V materials are important in the aggressive dimensional scaling of field-effect transistors (FETs) for use as channel materials. Recent studies suggest that high-performance Ge/III-V CMOS technology is feasible. This technology is attractive because of the intrinsic hole mobility of Ge (1900 cm<sup>2</sup>/V · s) and the high electron mobility of III-V materials (8500 cm<sup>2</sup>/V · s for GaAs), as well as the compactness of CMOS devices [Ge-based p-channel and III-V n-channel metal-oxide-semiconductor FETs]. 1,2 Subnanometer equivalent oxide thickness (EOT) gate stacks are required to maintain the intrinsically high performances of Ge and III-V elements. Research has focused on finding a suitable high-permittivity (k) dielectric (k > 20) to form a gate stack with a low interfacial state density and EOT. The most critical issue is the engineering of a highquality interface between the Ge/III-V layer and the highk dielectric, that is, the passivation of the Ge/III–V surface. An interfacial layer (IL), either intentionally or unintentionally formed during the deposition process of high-k dielectrics, is usually necessary to achieve high electrical performances in Ge and III-V element-based MOS devices, but the IL also significantly affects the desired EOT. The IL must be as thin as possible, preferably with the highest achievable permittivity.<sup>3-6</sup> Atomic layer deposition (ALD)

is an important method for fabricating these proposed ILs, because it offers precise, monolayer-level thickness control. Among the several dielectric materials approaches used to effectively passivate In<sub>x</sub>Ga<sub>1-x</sub>As surfaces, ultrahighvacuum-deposited Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>), and ALD Al<sub>2</sub>O<sub>3</sub> have demonstrated low interfacial densities of states  $(D_{it})$  and low electrical leakage current densities. However, other approaches using deposited Si and Ge inserted as ILs<sup>10</sup> between GaAs and gate dielectrics have also shown good electrical properties and device performances. For further scaling of CMOS technology, ALD-HfO<sub>2</sub> was recently employed to effectively passivate In<sub>0.53</sub>Ga<sub>0.47</sub>As and to determine the energy-band parameters. 11 The threading dislocations present in the device can be guided to the edges of the active area of the transistor by elongating the misfit segments. However, the formation of defects increases the leakage current and subsequently degrades the transistor properties.<sup>12</sup> Although several techniques have been proposed to alleviate this problem, attempts to decrease the density of threading dislocations in Ge epitaxial layers have encountered difficulties. To further improve the properties of Al<sub>2</sub>O<sub>3</sub>/Ge and III–V interfaces, it is necessary to clarify the dominant factor determining the interfacial properties. Therefore, studies of the interface structures and electrical interface properties are necessary. In this study, we have investigated the correlation between the interface structures and properties. We discuss the possibility of fabricating various CMOS structures using Ge/III-V MOS capacitors with the help of computational fluid dynamics (CFD) simulations. Based on the proposed structure, a new type of

1932-5150/2017/\$25.00 © 2017 SPIE

<sup>&</sup>lt;sup>b</sup>National Nano Device Laboratories, Hsinchu, Taiwan

cl-Shou University, Department of Mechanical and Automation Engineering, Kaohsiung City, Taiwan

<sup>&</sup>lt;sup>d</sup>National Central University, Department of Mechanical Engineering, Chung-li, Taiwan

<sup>\*</sup>Address all correspondence to: Chun-Lin Chu, E-mail: jenlen.boy@msa.hinet .net

three-dimensional (3-D) transistor with excellent gate control and electrical properties can be fabricated.

#### 2 Experimental Methods

N-type Ge and P-type GaAs wafers with a (100) orientation and resistivity of  $0.45 \sim \Omega$ .cm were used in the experiments. After precleaning of the Ge and GaAs wafers by deionized water, acetone and HF aqueous solution, Al<sub>2</sub>O<sub>3</sub> layers were deposited on them by the ALD method at 250°C, using Trimethyl aluminium [Al(CH<sub>3</sub>)<sub>3</sub>, TMA] and O<sub>3</sub> as precursors. Substantially, no GeO2 IL exists between the germanium wafer and the phonon-screening layer. A high-K dielectric layer is located over the phonon-screening layer. A metal gate layer is located over the high-K dielectric layer. For the electrical measurements, TiN gate metal and back contact were formed by thermal evaporation to obtain the  $TiN/Al_2O_3/n$ -Ge and  $TiN/Al_2O_3/p$ -GaAs MOS capacitors. For computer-aided analysis to our experiment, the CFD software, Fluent, has been used for simulating the thermal flow field in the ALD chamber. Transient laminar flow modeled by the Navier-Stokes and energy equations was employed. The discretized equations were therefore solved by the SIMPLE algorithm with a highly accurate upwind scheme for the convective terms in the governing equations. Contours for relevant parameters are compared with experimental data to enhance the design process. The ALD CET thicknesses of the deposited Ge films were determined using transmission electron microscopy (TEM; thermal emission Schottky type, 0.5 to 30 kV). The surface compositions of the GeO<sub>2</sub> layers after the formation of the gate stack were analyzed using x-ray photoelectron spectroscopy (XPS; Thermo VG-Scientific). The XPS was taken on a Thermo Fisher Scientific Theta Probe photoelectron spectrometer using a monochromatic Al Ka with a photoenergy of 1486.6 eV under high-vacuum conditions. The XPS signals were calibrated on the basis of C1s (285 eV). For the fabrication of Ge gate-all-around (GAA) FinFETs, anisotropically dry etchings were performed in a transformer-coupled plasma reactor (Lam Research TCP 9600), which permitted separate control of the coil (top electrode) power and substrate (lower electrode) bias. Backside cooling using He allowed for more effective substrate temperature control. The samples were mounted on a 150-mm Si carrier wafer coated with vacuum grease before they were introduced into the etching chamber. HBr/Cl<sub>2</sub> plasma chemistry was used for the anisotropic etching; the process pressure was maintained at 1.33 Pa. To minimize the series resistance in electrical measurements, a TiN/Al<sub>2</sub>O<sub>3</sub>/Ge/Au layer was deposited on the back sides of the Ge GAA FinFET as the back contact. The current-voltage (I - V) and capacitance-voltage (C - V) characteristics of the Ge GAA FinFETs were measured using Agilent 4156C and 4284A, respectively.

#### 3 Results and Discussion

#### 3.1 Influence of Precursor Concentration Fraction

The increase of the temperature accelerated the surface deposition in the ALD process. At higher temperatures, the decreased growth rate has been attributed to the enhanced desorption of the surface species. <sup>13–15</sup> Moreover, a temperature gradient between the walls improves the movement of gas molecules by the thermophoretic force, which generates

longitudinal motions in gas molecules in dynamic processes. Figure 1 shows the numerical model for the ALD reactor with a rotating susceptor inside. In Fig. 1(a), the boundary and initial conditions for the CFD simulation are given. The precursors are input at the inlet at a constant velocity and temperature, and the outflow condition of zero property gradients is set at the outlet. The mesh system for computation is shown in Fig. 1(b); fine grids are imposed around the susceptor to depict the expected high-property gradient. Transient thermal flow fields at 0.5 s are obtained by the CFD simulation; the concentration contours of the precursors with velocity vectors are shown in Fig. 2. Figure 2(a) shows the  $O_3$  concentration distribution at 0.5 s and the Al(CH<sub>3</sub>)<sub>3</sub> concentration distribution is shown in Fig. 2(b). At the beginning of the reaction, the precursors are almost fully within the chamber at a low concentration at  $\sim 0.05$  s. However, the precursor concentrations are increased near the susceptor surfaces at 0.5 s, as shown in Fig. 2. This quantitative model, combining surface chemistry and fluid dynamics, is informative for improving the ALD process, and is an effective replacement for massive experiment runs in production applications.

#### 3.2 Device Fabrication and Characterizations

The poor native dielectric quality of Ge for gate insulators and field isolation has been a common problem that obstructs very-large-scale-integration CMOS device realization using Ge. The surface passivation of Ge has been achieved with high-permittivity (high-k) Al oxides. Al<sub>2</sub>O<sub>3</sub> was deposited in a thermally enhanced ALD system at 250°C. Figure 3 shows the C-V characteristics measured using different frequencies at room temperature for the TiN/Al<sub>2</sub>O<sub>3</sub>/  $GeO_2/p$ -Ge and n-GeMOSCAP structures fabricated with ALD system. Typical C - V behavior, including three distinct regions of accumulation, depletion, and inversion, is observed for all tested structures. A common feature observed in all C - V curves is the "stretching out" appearing in the depletion region, which suggests that the interface traps are distributed at the interface between the dielectric film and the respective semiconductor. <sup>13</sup> The C - V curves of the GeO<sub>2</sub> MOS devices have almost no frequency dispersion from 1 kHz to 1 MHz in the accumulation region at room temperature, which indicates that the bulk GeO<sub>2</sub> is of high quality, as shown in Fig. 3. Preliminary results for the  $TiN/Al_2O_3/GeO_2/p$ -Ge and n-Ge structures that underwent forming gas annealing reveal decreased EOT by a substantial decrease in the C-V characteristics, indicating that ALD is a promising Al<sub>2</sub>O<sub>3</sub> fabrication candidate for gate stacks.

The schematic process diagrams of TiN/Al<sub>2</sub>O<sub>3</sub>/*p*-GaAs and TiN/Al<sub>2</sub>O<sub>3</sub>/*n*-Ge (001) metal–insulator–semiconductor capacitors (MISCAPs) are shown in Fig. 4. After wet cleaning, *p*-GaAs and *n*-Ge surfaces were treated by NH<sub>3</sub>/H<sub>2</sub> remote plasma treatment (RPT) prior to thermal ALD Al<sub>2</sub>O<sub>3</sub> at 250°C, followed by postdeposition annealing (PDA) in forming gas (FG) at 400°C.

Figure 5 shows the C-V characteristics of TiN/Al<sub>2</sub>O<sub>3</sub>/n-Ge and p-GaAs MISCAPs. To avoid the formation of unstable GeO<sub>x</sub> layers during high-k dielectric deposition and the PDA process, nitride-based Ge<sub>3</sub>N<sub>4</sub> is inserted as the IL instead of GeO<sub>2</sub> by a NH<sub>3</sub>/H<sub>2</sub> RPT on Ge (001) and GaAs surfaces. However, the C-V measurements showed





Fig. 1 Schematic of ALD system: (a) boundary and initial conditions and (b) mesh system for CFD calculation.



**Fig. 2** Concentration plots of the concentration across the outlet of the ALD chamber for the precursor reaction. (a)  $O_3$  concentration distribution at 0.5 s and (b)  $AI(CH_3)_3$  concentration distribution at 0.5 s.




Fig. 3 C - V characteristics of the TiN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge MOS capacitors with p- and n-type substrates.





Fig. 4 Schematic common gate process for n-Ge and p-GaAs process flow of MISCAPs.

significant interface trap extraction, possibly because of metal diffusion in the n-Ge/p-GaAs and surface defects. The loss, which creates trap levels near the Al<sub>2</sub>O<sub>3</sub>/Ge and p-GaAs interface, shifts the thermal activation energy of minority carrier generation from the n-Ge/p-GaAs bandgap energy to midgap energies.


The Ge surface with rapid thermal oxidation (RTO)  $\text{GeO}_2$  exhibits larger  $D_{it}$  than that with the nitridation pretreatment. The EOT is 3.5 nm by fitting and the  $D_{it}$  value is  $1 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  measured near the midgap (see inset of Fig. 6).

The surface bonding configurations of the RTO-grown GeO<sub>2</sub>/Ge and those after 40 cycles of RPT are examined by Ge 3-D XPS spectra (Fig. 7). The XPS curve is well resolved into two peaks, one generated from the Ge substrates at 29 eV (Ge<sup>0</sup>) and the other from the oxide layer centered at 32 eV (Ge<sup>4+</sup>), as shown in Fig. 6. For the samples with RTO on GeO<sub>2</sub>/Ge, the spectra are deconvoluted into bulk Ge, GeO, GeON, and GeO<sub>2</sub> features (Fig. 7), with the binding energies reported in Ref. 16 excepting that of the GeON species. The nitrogen incorporation levels are calculated  $^{17,18}$  by the intensity ratios of N 1 s to GeON. Notably, the intensity of oxide-related peaks decreases remarkably with respect to the Ge<sup>0</sup> peaks, indicating that GeO<sub>2</sub> consumption occurs during the RTO process and an ultrathin Ge oxynitride layer remains on the Ge surface. A possible scenario for IL reduction is suggested to be the decomposition of GeO<sub>2</sub> during PDA, which also promotes the different crystalline natures of Al<sub>2</sub>O<sub>3</sub>. As a proof-of-concept, an IL reduction sample was investigated as a dielectric material in a Ge-based FET.

Figure 8 shows a schematic of the device structure; the channel is patterned using traditional photolithography techniques. The cross-sectional TEM image clearly shows the TiN/Al<sub>2</sub>O<sub>3</sub>/*n*-Ge stack, with an IL composed of Al<sub>2</sub>O<sub>3</sub>



**Fig. 6**  $D_{it}$  measured by the treatment cycles conductance method.



**Fig. 7** XPS Ge 3-D spectra from GeO<sub>2</sub> grown at 550°C. Inset indicates the individual components through curve fitting of experimental results.

between the top gate (TiN) and the Ge substrate. The epitaxial Ge layers on silicon-on-insulator wafers were patterned into fins with the desired feature sizes using electron-beam lithography. The fin was formed by anisotropic plasma etching with Cl<sub>2</sub>/HBr gas. Following Al<sub>2</sub>O<sub>3</sub>/TiN gate




Fig. 5 C-V characteristics of the MISCAPs using (a) TiN/Al<sub>2</sub>O<sub>3</sub>/n-Ge and (b) TiN/Al<sub>2</sub>O<sub>3</sub>/p-GaAs structures.




Fig. 8 TiN/Al<sub>2</sub>O<sub>3</sub>/p-Ge (001) gate stack with almost no IL.

formation, sources and drains were implanted with B  $(1 \times 10^{15} \text{ cm}^{-2}, 15 \text{ keV})$  and activated by rapid thermal annealing at 550°C for 45 s. Cross-sectional TEM images viewed along the fin width direction are shown in Fig. 9(a). The small fin width  $(W_{fin})$  of 5.5 nm is achieved with a high etching rate of Cl<sub>2</sub>/HBr-based plasma for the Ge devices. Due to the narrow nature of fins, the high defect bottom layer of Ge can be removed by anisotropic etching with etched rates enhanced by the defects. Herein, by making use of interfacial misfit along the epitaxial Ge on Si, a simple fabrication process to prepare high-quality and defect-free Ge GAA FETs on insulator is demonstrated.

Figure 9(b) shows the characteristics of short channel devices. The saturation current has a linear dependence with gate-source voltage. This is because the current saturates prematurely mainly due to velocity saturation. This




Fig. 9 (a)  $I_d - V_g$  and (b)  $I_d - V_d$  characteristics of the *p*-type Ge GAA FET. A saturation regime is clearly seen.

happens because the velocity of the carriers tends to saturate due to scattering effects. Remarkably, Fig. 9(a) shows that an  $I_{\rm on}/I_{\rm off}$  ratio reaching  $\sim 10^5$  and a subthreshold swing of 103 mV/dec are obtained for the p-type Ge GAA FinFET. As a result, the GAA structure is more suitable for the scaled devices. Furthermore, the drain current at  $V_{\rm GS} - V_T = V_{\rm DS} = -1.4~{
m V}$  can reach 313  $\mu{
m A}/\mu{
m m}$  for the device [see Fig. 9(b)].

#### 4 Conclusions

The MOS interfacial properties of Al<sub>2</sub>O<sub>3</sub>/Ge structures with n-Ge and p-GaAs fabricated by thermal oxidation through Al<sub>2</sub>O<sub>3</sub> films were studied systematically. A GeO<sub>r</sub> IL causes significant degradation of the MOS interface, while a small EOT remains possible with maintaining good GeO<sub>x</sub>/Ge interface quality. These results clarified the trade-off relationship between the scaling of EOT and the MOS interfacial quality for high-k/Ge and III-V gate stacks employing thin GeO<sub>r</sub> ILs. We further demonstrate an extension of eliminating the IL gate stacking process in the fabrication of Ge GAA FETs, providing a basis for future CMOS technologies.

#### References

- S. Takagi, R. Zhang, and M. Takenaka, "Ge gate stacks based on Ge oxide interfacial layers and the impact on MOS device properties," *Microelectron. Eng.* 109, 389–395 (2013).
   A. Toriumi et al., "Material potential and scalability challenges of germanium CMOS," *IEDM Tech. Dig.* 646 (2011).
   P. C. McIntyre et al., "Interface layers for high-k/Ge gate stacks: are they necessary?" *ECS Trans.* 3, 519–530 (2006).
   M. Caymax et al., "HfO<sub>2</sub> as gate dielectric on Ge: interfaces and deposition techniques," *Mater. Sci. Eng. B* 135, 256–260 (2006).
   A. Toriumi et al., "Opportunities and challenges for Ge CMOS—control of interfacing field on Ge is a key (invited paper)" *Microelectron Eng.*

- of interfacing field on Ge is a key (invited paper)," Microelectron. Eng. 86, 1571–1576 (2009). Q. Xie et al., "Germanium surface passivation and atomic layer
- deposition of high-k dielectrics—a tutorial review on Ge-based MOS capacitors," Semicond. Sci. Technol. 27, 074012 (2012).
- M. Ritala et al., "Perfectly conformal TiN and Al2O3 films deposited by atomic layer deposition," *Chem. Vap. Deposition* **5**, 7–9 (1999).

  M. W. Hong et al., "III–V metal–oxide–semiconductor field-effect transistors with high K dielectrics," *Jpn. J. Appl. Phys.* **46**, 3167–3180 (2007).
- Y. Xuan et al., "Submicrometer inversion-type enhancement-mode InGaAs MOSFET with atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectric," *IEEE Electron Device Lett.* **28**, 935–938 (2007).
- 10. S. Koveshnikov et al., "Metal-oxide-semiconductor capacitors on GaAs with high-k gate oxide and amorphous silicon interface passivation
- layer," *Appl. Phys. Lett.* **88**, 022106 (2006).

  11. A. Abbadie, F. Allibert, and F. Brunier, "Defect delineation and characterization in SiGe, Ge and other semiconductor-on-insulator structures," Solid-State Electron. 53, 850-857 (2009).
- S.-H. Hsu, C.-L. Chu, and G.-L. Luo, "Selective dry-etching process for fabricating Ge gate-all-around field-effect transistors on Si substrates,' Thin Solid Films 540, 183-189 (2013).

- 13. M. B. M. Mousa et al., "Effect of temperature and gas velocity on and ZhO atomic layer deposition at atmospheric pressure," *J. Vac. Sci. Technol. A* 30, 01A155 (2012).
  J. S. Jur and G. N. Parsons, "Atomic layer deposition of Al<sub>2</sub>O<sub>3</sub> and ZnO
- at atmospheric pressure in a flow tube reactor," *ACS Appl. Mater. Interfaces* 3, 299–308 (2011).

  15. D. Q. Pan et al., "On the physical and chemical details of alumina
- D. Q. Pan et al., "On the physical and chemical details of alumina atomic layer deposition: a combined experimental and numerical approach," *J. Vac. Sci. Technol. A* 33, 021511 (2015).
   N. Taoka et al., "Accurate evaluation of Ge metal-insulator-semiconductor interface properties," *J. Appl. Phys.* 110, 064506 (2011).
   K. Prabhakaran and T. Ogino, "Oxidation of Ge(100) and Ge(111) surfaces: an UPS and XPS study," *Surf. Sci.* 325, 263–271 (1995).
   Y. Oshima et al., "Chemical bonding, interfaces, and defects in hafnium oxide/germanium oxynitride gate stacks on Ge(100)." *J. Electrochem.*

- oxide/germanium oxynitride gate stacks on Ge(100)," J. Electrochem. Soc. 155, G304–G309 (2008).

Bo-Yuan Chen received his MS degree in materials science and engineering from National Dong Hwa University, Hualien, Taiwan, in 2006. In 2006, he joined the National Nano Device Laboratories (NDL), Hsinchu, Taiwan, as an assistant researcher. He was engaged in research on III-V compound semiconductors and RF device characterization.

Jiann-Lin Chen earned his PhD from the IAA of NCKU in Taiwan in 1993. He served as the deputy dean of the Section of Underwater Technology in CSIST, Ministry of Defense, between 1994 and 2003. He is currently an associate professor in the Department of Mechanical and Automation Engineering at the I-Shou University. His research fields include thermal and fluid flow, solar thermal energy, CAD/CAM, and computational fluid dynamics techniques.

Chun-Lin Chu is an associate researcher in the NDL, Hsinchu, Taiwan. He received a PhD in mechanical engineering from National Central University, Taiwan, in 2009. His research interests include physical chemistry of surfaces "nanotechnology" thin film fabrication, materials characterizations and device fabrication (Ge FinFET, Ge gate-all-around devices).

Guang-Li Luo received his PhD in solid state physics from the Institute of Physics, Chinese Academy of Sciences, Beijing, China, in 1997. He is currently a research fellow with NDL, Taiwan.

Shyong Lee earned his BS degree from the Mechanical Engineering Department, National Taiwan University, in 1976. He then obtained his PhD in mechanical engineering from Stanford University, USA, in 1988 and joined the Mechanical Engineering Department of Taiwan National Central University thereafter. His research interest is diversified among various manufacturing processes. His original research expertise started with superplastic forming of aluminum sheet. This together with its derivative, gas forming, remain as his main research interests.

Edward Yi Chang received his PhD from the University of Minnesota, Minneapolis, Minnesota, USA, in 1985. He is currently a senior vice president at the National Chiao Tung University, Hsinchu, Taiwan, where he is also the dean of research and development and a distinguished professor of the Department of Materials Science and Engineering and the Department of Electronics Engineering.