

## Invited Paper

## Low temperature bonding technology for 3D integration

Cheng-Ta Ko, Kuan-Neng Chen\*

Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

## ARTICLE INFO

## Article history:

Received 21 March 2011

Accepted 24 March 2011

Available online 16 April 2011

## ABSTRACT

3D integration provides a promising solution to achieve system level integration with high function density, small form factor, enhanced transmission speed and low power consumption. Stacked bonding is the key technology to enable the communication between different strata of the 3D integration system. Low temperature bonding approaches are explored in industry to solve the performance degradation issue of the integrated devices. In this paper, various low temperature bonding technologies are reviewed and introduced, as well as the latest developments in world-wide companies and research institutes. The outlook for industrial application is also addressed in the paper.

© 2011 Elsevier Ltd. All rights reserved.

## 1. Introduction

Three-dimensional integrated circuits (3D IC) is emerging as a leading approach to combine mixed technologies to achieve high density integration with small form factor, high performance, low power consumption, and being a promising solution to overcome the limitations of Moore's law. To attain 3D integration structure, several key technologies have to be perfectly mastered, such as vertical interconnection by through silicon via (TSV), wafer thinning and handling, and wafer/chip stacked bonding (including chip-to-chip (C2C), chip-to-wafer (C2W) and wafer-to-wafer (W2W) bonding schemes). Among them, stacked bonding enables the communication between different strata of the 3D integration system. Conventional Cu–Cu thermo-compression is a popular bonding approach because it provides intrinsic interconnect and excellent bonding strength. However, high bonding pressure and temperature up to 350–400 °C are always required to perform the bonding integrity. These tough conditions may result in the bond-alignment deviation, high thermal stress, and possible damages to the bonded devices. It has been verified such high temperature could degrade the performance of DRAMs and other advanced devices [1].

Consequently, it is essential to explore alternative methods to alleviate bonding temperature and/or pressure to meet the requirement of low thermal budget and sensitive chips such as CIS, MEMS, LED and Bio application devices. In addition, low temperature bonding approaches are looked into the industry with great benefits to overcome issues related to (a) cracks of thinned and fragile wafer during bonding, (b) performance degradation under higher bonding temperature (>260 °C), (c) serious wafer/chip warpage and bonding misalignment, and (d) compatibility with

the back-end-of-line process conditions and materials. In this paper, various low temperature bonding technologies, which could be performed under 250 °C, are reviewed in combination with the latest developments in corresponding companies or research institutes. Table 1 summarizes various low temperature bonding approaches, including innovative direct bonding, surface activated bonding (SAB), adhesive bonding, eutectic bonding, and emerging nanometal bonding technologies. Each technique will be introduced in detail, including its advantages and disadvantages, in the following sections.

## 2. Direct bonding

Wafer direct bonding uses the spontaneous adhesion of two wafers placed in direct contact under room temperature with short bonding time. It can offer high via density, good alignment, high bonding strength with stress free, and hermetic sealed bonding structures. In conventional direct bonding processes, the initial intimate contact bonds, mostly Si-to-Si and SiO<sub>2</sub>-to-SiO<sub>2</sub>, rely on the van der Waals attractive force between two extremely flat and clean surfaces. However, the subsequent high temperature annealing above 700–1000 °C is required to let the contact interface improve to strong covalent bonds (Si–O–Si) to ensure the bond strength and eliminate voids. In addition, the requirements of bonding environment and flat surface are very significant (root mean square (RMS) roughness lower than 0.5 nm) to perform the bonding integrity. These tough conditions are the drawbacks to limit its application. Therefore, surface treatments by wet chemical and/or dry plasma activation are developed to lower the annealing temperature to 200–400 °C or even unnecessary. These approaches can permit looser surface condition (RMS roughness up to 2 nm can still be bonded), and reduce the bonding environment limitation such as from ultrahigh vacuum to even the ambient air condition.

\* Corresponding author.

E-mail address: [knchen@mail.nctu.edu.tw](mailto:knchen@mail.nctu.edu.tw) (K.-N. Chen).

**Table 1**

Comparison of various low temperature bonding technologies.

Bonding technology	Direct bonding	Surface activated bonding	Adhesive bonding	Eutectic bonding	Nanometal bonding
Major player	Ziptronix, LETI/STMicro	The university of Tokyo	WOW alliance	Infineon/IZM, IMEC, ITRI	RPI, IZM
Bonding material	Si-Si, SiO <sub>2</sub> -SiO <sub>2</sub> , Cu-Cu	Si-Si, Cu-Cu, Au-Au	Adhesive such as SU-8 and BCB	Eutectic alloy such as Au-In, Cu-Sn, In-Sn	Cu nanorod, Nanoporous Au bump
Bonding temperature	R.T.	R.T.	R.T.–350 °C	120–400 °C	150–400 °C
Specific requirement	Surface treatment, Post-bond annealing (200–400 °C)	Surface plasma activation, Ultrahigh vacuum	Usage of semiconductor compatible adhesive	Binary alloy with low eutectic point	Nanometal formation technique




Fig. 1. DBI technology process flow [5].

Ziptronix provides a direct oxide bonding technology, named ZiBond™ [2], being completed at room temperature with no residual stresses. It employs NH<sub>4</sub>OH exposure to terminate oxide surface with amine groups, and followed by direct surface contact to form covalent bonds spontaneously. The Ziptronix's DBI (Direct Bonding Interconnect) technology [3–5] is an evolution of ZiBond™, which utilizes the standard chemical–mechanical polish (CMP) technique to expose metal patterns embedded in the silicon oxide surface of each chip or wafer, thus enabling silicon and other technologies to be bonded and interconnected in a 3D fashion. Fig. 1 shows the process flow of DBI bonding technology [5]. Patterned metal contact structures are formed on target wafers. Silicon oxide is then deposited to cover the contact structures and wafer surface. CMP is used to planarize the wafer surface and expose the metal contacts. To perform ZiBond, the wafers are oxide-activated first, placed together with the metal contacts opposed, and finally room-temperature direct oxide bonded with preserved alignment accuracy since no external heat and pressure applied. After bonding, 300–350 °C annealing is employed to improve the inter-wafer bond strength and the metal–metal contact quality. With the planarized surface and high bonding alignment accuracy, DBI can provide fine interconnect pitch bonding. Fig. 2 demonstrates 3 μm-pitch bonded structures, allowing an interconnection density larger than 10 M/cm<sup>2</sup> using DBI technology [5].

LETI and STMicroelectronics developed direct hydrophilic Cu–Cu bonding at room temperature, atmospheric pressure, and ambient air [6–8]. This approach requires good hydrophilicity, low RMS roughness (<0.5 nm) and surfaces with free particle contamination to ensure hydrophilic direct bonding. By means of CMP, the RMS roughness and hydrophilicity of Cu film are improved from 15 nm to 0.4 nm and from 50° to 12°, respectively. Blanket wafers were successfully bonded at room temperature with a bonding strength




Fig. 2. 3 μm Pitch direct bond interconnects from Ziptronix DBI process [5].




Fig. 3. The cross section of direct copper bonding interface before (left) and after (right) 400 °C annealing treatment [7].

of 2.8 J/m<sup>2</sup>. Bond strength was improved to 3.2 J/m<sup>2</sup> after a post-bonding annealing at 100 °C for 30 min [6–8]. Fig. 3 demonstrates the cross section of bonding interface before and after annealing treatment. With a 30 min annealing at 400 °C, the interface turns wavy due to copper interdiffusion and grain growth. The appropriate surface preparation and the optimization of bonding process

also allow an efficient conductivity through the bonding interface and a very low contact resistivity could be obtained. The specific contact resistance is 22.5 mΩ μm<sup>2</sup> and 140 mΩ μm<sup>2</sup> for 400 °C and 200 °C annealing, respectively. In addition, the thinning of the bonded pair down to 10 μm without delamination on the top surface confirms the high quality of the bonding. Although direct




Fig. 4. The schematic flow of surface activated bonding [10].




Fig. 5. Bumpless interconnect of 6 μm pitch Cu electrodes with SAB method [14].




Fig. 6. The process flow of WOW stacking method [21].

copper bonding provides a promising solution for high density stacking with TSV process integration, a post bonding anneal is still required.

### 3. Surface activated bonding (SAB)

When the conventional direct bonding approach requires high temperature annealing which may result in thermal stress and generation of defects, surface activated bonding (SAB) provides strong bonding strength at room temperature without any annealing steps [9,10]. Fig. 4 shows the schematic flow of SAB technology [10]. Surface to be bonded is sputter-etched by ion or fast atom beam (e.g. Ar-FAB) to remove contaminant layers and adsorbed molecules, and brought into contact at room temperature in ultra-high vacuum. When two wafers are mated and contacted in a small area, the contact area propagates spontaneously by surface attractive force between the wafers. Because the surface atoms have dangling bonds after etching and are in unstable state energetically, atoms from two surfaces can be bonded with strong chemical bonds under room temperature and pressure-free conditions. Tensile test results show that high bonding strength equivalent to bulk material is achieved at room temperature [9]. Without any heat treatment and applying pressure, SAB provides low-damage assembly and packaging processes suitable for delicate microstructures.

The University of Tokyo has successfully performed Si–Si, Au–Au, and Cu–Cu wafer bonding by SAB technology at room temperature without annealing [9–14]. The bonding energy ( $>1.95 \text{ J/m}^2$ ) and strength ( $>12 \text{ MPa}$ ) have been achieved. Fig. 5 presents that the bumpless interconnect of  $6 \mu\text{m}$  pitch Cu electrodes is realized at room temperature with SAB method [14]. The alignment accuracy better than  $\pm 1 \mu\text{m}$  is obtained and the Cu surface with  $2 \text{ nm}$  roughness can be well-bonded with bond strength greater than  $20 \text{ MPa}$ . However, the whole bonding process has to be carried out under an ultrahigh vacuum condition ( $<10^{-5} \text{ Pa}$ ) that makes

these processes expensive for mass production. Therefore, they further developed Si–Si room temperature bonding using fluorine-containing plasma activation [15,16], which can be performed in ambient air without any annealing and chemical cleaning treatment. This becomes an attractive wafer bonding option because of its low stress, damage, and process cost. Possible bonding mechanism, optimized bonding parameters, and bonding strength investigations have been reported in these publications [9–14].




Fig. 7. Seven wafers stacked on a wafer with BCB bonding and TSV interconnection [20].




Fig. 8. The illustration of Cu-Sn solid-liquid interdiffusion bonding [26].




Fig. 9. The integration of 2 μm TSV and Cu-Sn SLID interconnection between stacked chips [26].




Fig. 10. The process flow of collective transient liquid phase bonding [27].

**4. Adhesive bonding**

Adhesive bonding is a low temperature and patternable technique using an intermediate layer for bonding. In 3D integration

scheme, adhesive material can be used for wafer-to-wafer bonding followed by fabrication of TSV on proper position to form vertical interconnection between stacked wafers. The advantages include low bonding temperature (ranging from R.T. to 350 °C depends

on adhesives used) with required bond strength, excellent surface planarization property, high tolerance to particles, capability for moisture or gas hermetic sealing, and no metal ion contamination to device. However, high aspect ratio TSV formation after bonding increases the fabrication challenge and cost especially as via size becomes small. In addition, the shrinkage property of adhesives decreases the bonding accuracy, which limits its application as well. Therefore, adhesive bonding is usually adopted on wafer bonding with lower accuracy requirement, or collocated with other bonding methods to be an auxiliary to increase the bonding strength. The adhesive materials can be divided into photosensitive and non-photosensitive groups based on the applications. Each group has lots of choices with different bonding temperature and characteristics [17–19]. Nowadays SU-8 and BCB (benzocyclobutene) are the most popular adhesives for precision 3D adhesive bonding below 250 °C with outstanding wafer bonding capability, chemical and thermal resistance, bonding strength, and wide acceptance in IC manufacturing environments.

Wafer-on-wafer (WOW) technology development has used BCB adhesive bonding followed by low temperature TSV fabrication [20–23]. Fig. 6 illustrates the process flow of WOW stacking method [21]. The secondary wafer (Si 2) with transistors and interconnect metallization fabricated is temporarily bonded with support glass, and thinned down to 20 μm. This wafer is then permanently bonded to the primary wafer (Si 1) with BCB adhesive. After removing the support glass from the wafer stack, TSV and RDL are subsequently fabricated by Cu dual-damascene processes. In their scheme, 10 μm TSV with 25 μm depth (20 μm Si + 5 μm BCB) was designed to facilitate TSV fabrication, and 150 °C LT-TSV was developed to lower whole process temperature and induced stress. By repeating the bonding and TSV processes, a multi-stacked integrated circuit can be fabricated. They have successfully demonstrated seven thinned wafers stacking with BCB bonding and Cu-TSV interconnection as the image shown in Fig. 7 [20].

## 5. Eutectic bonding

Metal eutectic bonding is a popular bonding technique used in advanced MEMS packaging and 3D integration technologies. By performing wafer bonding with two different metals under their eutectic points, the low temperature bonding can be achieved. Because eutectic alloys at the interface are formed in a liquid phase, eutectic bonding facilitates surface planarization and provides a tolerance of surface topography and particles. In addition, there are no requirements on the ultrahigh vacuum bonding condition and post-bond annealing treatment. However, compared with the ultrafine pitch capacity of direct bonding technique, the interconnect pitch is limited by bump-to-bump fabrication. The commonly used eutectic bonding schemes (with the corresponding bond temperature) include Al–Si (~600 °C), Au–Si (380–400 °C), Au–Sn (~300 °C), Au–In (~275 °C), Cu–Sn (250–270 °C), Pb–Sn (~190 °C), In–Sn (~120 °C), etc. Although Sn–Pb is a mature and low temperature bonding method, it is not preferred due to the lead-free tendency on all electronic products. Au and In are noble metal materials, and the complete consumption of In to transfer to intermetallic compound (IMC) is required to prevent joint remelting due to its low melting point (156.6 °C). Therefore, Cu–Sn eutectic bonding has become a popular low temperature bonding approach for 3D integration.

Infineon and IZM implemented face-to-face chip integration by Cu–Sn solid–liquid interdiffusion (SLID) bonding [24–26]. The SLID principle is to sandwich low-melting component (e.g. Sn) in between two high-melting components (e.g. Cu), and melt the low-melting component at a constant temperature until the completely

metallurgical transformations without liquid phase existed. Fig. 8 shows the illustration of Cu–Sn SLID bonding [26]. One of the surfaces to be joined was electrodeposited with Cu, and the other with Cu and a topping Sn layer. When brought together and heated, the sandwich configuration should form a permanent Cu<sub>3</sub>Sn IMC joint. The required temperature is often slightly higher than Sn melting point (232 °C), and the requirement of contact force is not critical. The inter-metallic phase is thermo-stable up to 600 °C with electric resistivity between Cu and Sn, which aids to develop a cost efficient bonding process with reliable short interconnects. Fig. 9 demonstrates the successful integration of 2 μm TSV and Cu–Sn SLID interconnection between stacked chips [26].

IMEC developed high throughput die-to-wafer bonding by so-called collective transient liquid phase (TLP) bonding process as shown in Fig. 10 [27]. It adopts Cu–Sn for metallic interconnect in combination with no-flow underfill as the bonding adhesive. The TSV-dies are pick-and-placed onto a landing wafer with the tacky no-flow underfill has been previously coated, which can weakly bond the dies to prevent from moving. This operation is performed at room temperature with the pick-and-place process repeated until the full wafer is populated. The fully populated wafer is then moved to a wafer bonder where pressure and heat are applied to all stacked dies at once. The collective TLP bonding is performed at 250 °C with underfill reflows and the metallic interconnect forms between all stacked dies simultaneously. Fig. 11 demonstrates the optical image of a collectively bonded wafer, where 50 μm TSV die bonded to corresponding landing wafer using Cu–Sn TLP bonding method [27].

ITRI and NCTU developed carrier-less 3D integration platform, shown in Fig. 12, by wafer-level micro-bump/adhesive hybrid bonding technology [28]. Cu–Sn micro-bump for metallic interconnect and BCB polymer as dielectric adhesive are adopted for hybrid bonding at 250 °C. The photo-definable BCB is spin-coated and patterned on both TSV-wafer with Cu–Sn bumps and base wafer with Cu pads to obtain the hybrid schemes. Two wafers are then aligned




Fig. 11. Optical image of a collectively bonded wafer, where 50 μm TSV die bonded to corresponding landing wafer using Cu–Sn TLP bonding method [27].




Fig. 12. The carrier-less 3D integration platform developed with micro-bump/adhesive hybrid bonding in ITRI [28].

and bonded to form solder joint interconnect with BCB adhesive sealed bonding to increase the bond strength and joint reliability. With the adhesive serving reinforcement of the mechanical stability, the bonded TSV-wafer can endure the severe wafer thinning process to expose the TSV, and implementation of the backside RDL processes with the base wafer support. If required, a third wafer (or more) can be further added to achieve multi-layer 3D structures [28].

## 6. Nanometal bonding

The general metal diffusion bonding, such as Cu–Cu and Au–Au bonding, provides intrinsic interconnect and excellent mechanical strength. However, the bonding temperature higher than 300 °C and high bonding pressure are required to perform the bonding integrity. Recently the nanometal materials are studied to lower the bonding temperature and pressure. RPI developed low temperature wafer bonding by Cu nanorod array [29–31]. They observed that surface melting disintegration of the nanorod arrays occurred at a temperature significantly below the Cu bulk melting point. Based on this unique property, they performed wafer bonding using Cu nanorod arrays as a bonding intermediate layer at temperatures

ranging from 200 °C to 400 °C. Fig. 13 shows the schematic illustration of the Cu nanorod bonding [31]. The wafers are coated with a vast array of Cu nanorods with a diameter of 10–20 nm grown by an oblique angle deposition technique. Subsequently the two wafers are bonded at an external pressure of 0.32 MPa to facilitate the formation of nano-structured bonds at the interface. The FIB/SEM results show that the Cu nanorod arrays fused together accompanying by grain growth at a bonding temperature as low as 200 °C. A dense Cu bonding layer with homogeneous structure was obtained upon 400 °C as the image shown in Fig. 14 [29].

IZM developed another low temperature bonding approach by nanoporous Au bump interconnect [32]. Nanoporous gold bumps were deposited on silicon wafers by electroplating silver–gold alloy followed by etching silver to provide a nanoporous gold layer as an open-porous sponge with 70–80% porosity. The porous interconnects provide advantages, such as compressibility to compensate for any coplanarity and particle issues, and reduced stiffness results in potentially higher bond yield and extended reliability. Nanoporous gold bumps were bonded each other and investigated the microstructure evolution at different bonding temperatures. As the results shown in Fig. 15, the nanoporous structure was densified with temperature increasing from 150 °C to 400 °C, which turned the brown bump color into yellow [32].




Fig. 13. The schematic illustration of copper nanorod bonding [31].




Fig. 14. (A) SEM image of as-deposited copper nanorod arrays and cross-sectional FIB/SEM images of copper nanorod bonding at (B) 200 °C, (C) 300 °C and (D) 400 °C respectively [29].






Fig. 15. Flip chip bonding of nanoporous gold bumps by different bonding temperature at 10 MPa [32].

## 7. Outlook

Various low temperature bonding technologies have been addressed and compared in this paper. Considering the application for mass production, DBI and copper direct bonding with oxide hermetic sealing are good alternatives. Both methods have not only the excellent capacity for fine pitch and high density integration but also the constitutional advantage on the flow separation of short contact bonding and batch annealing treatment, which is suitable for high throughput production without bottlenecks. In addition, they provide the gate-level truly 3D integration with the significant benefits of size reduction, increased system performance, low power consumption, and reduced production costs. However, it is expected the annealing temperature could be further lowered to meet the requirements of low thermal budget and sensitive devices. SAB technique is another candidate if the high requirements of bonding environment could be improved. As aforementioned, room temperature bonding performed in ambient air has been successfully demonstrated using specific plasma activation. It will become an attractive bonding approach with low stress, damage and production cost. Furthermore, low temperature hybrid bonding by eutectic bumps and adhesive sealing provides another potential solution for 3D integration. From the back-end process and packaging point of view, it is a simplified and low cost bonding approach with high mechanical strength and reliability, and will be also suitable for future industrial applications.

## 8. Conclusions

This review paper summarizes various low temperature bonding technologies for 3D integration, including the research and development efforts from corresponding companies or research institutes. Direct bonding enables bonding at room temperature with very fine interconnect pitches, but extremely flat surface and post-bond annealing treatment are required to guarantee the bonding performance. SAB technology provides room temperature direct bonding without the requirement of post-bond annealing, but the severe bonding environment is a drawback for industrial application. Adhesive bonding has better particle contamination tolerance, but TSV formation after bonding limits via aspect ratio and density. Eutectic bonding and nanometal bonding for direct

interconnection can be performed at low temperature. However, the un-bonded air-gap area may result in reliability issues, which is recommended to be improved by hybrid bonding approach. Several potential technologies, including innovative direct bonding such as DBI and copper direct bond, SAB with specific plasma activation, and low temperature hybrid bonding by eutectic bump and adhesive sealing, are good candidates with significant advantages on low damage to device, high throughput and low production costs for mass production applications.

## References

- [1] Kim YI et al. Thermal degradation of DRAM retention time: Characterization and improving techniques. In: IEEE 42nd IRPS Proc.; 2004, p. 667–668.
- [2] <http://www.ziptronix.com/index.html>.
- [3] Ye Z. Sensor/ROIC integration using oxide bonding. In: Proc. Int. Linear Collider Workshop (LCWS08 and ILC08); 2008.
- [4] Enquist P, Fountain G, Petteway C, Hollingsworth A, Grady H. Low cost of ownership scalable copper direct bond interconnect 3D IC technology for three dimensional integrated circuit applications. In: 3D System Integration, 3DIC; 2009.
- [5] <http://www.i-micronews.com/lectureArticle.asp?id=2009>.
- [6] Gueguen P, Cioccio LDi, M. Rivoire, et al. Copper direct bonding for 3D integration. In: Proceedings of the IEEE ITC Conference; 2008, p. 61.
- [7] Gueguen P, Cioccio LDi, Gergaud P, Rivoire M, Scevola D, Zussy M, et al. Copper direct-bonding characterization and its interests for 3D integration. J Electrochem Soc 2009;156:H772.
- [8] Taibi R, Cioccio LD, Chappaz C, Chapelon LL, Gueguen P, Dechamp J et al. Full characterization of Cu–Cu direct bonding for 3D integration, Electronic Components and Technology Conference (ECTC), Proc. 2010.
- [9] Kim TH, Howlander MM, Itoh T, Suga T. Room temperature Cu–Cu direct bonding using surface activated bonding method. J Vac Sci Technol A 2003;21(2):449.
- [10] Suga T. Room temperature bonding / SAB and its applications in microelectronics. In: Presentation in Public Lecture; 2001.
- [11] Takagi H, Maeda R, Suga T. Wafer-scale spontaneous bonding of silicon wafers by argon-beam surface activation at room temperature. Sens Actuators A Phys 2003;105:98–102.
- [12] Shigetou A et al. Bumpless interconnect of ultra-fine Cu electrodes by surface activated bonding (SAB) method. The IEICE (Electronics, Information and Communication Engineers) Transactions on Electronics C. 2005;J88-C(11):889–96.
- [13] Taniyama S, Wang YH, Fujino M, Suga T. Room temperature wafer bonding using surface activated bonding method. VLSI Packaging Workshop of Japan; 2008.
- [14] Shigetou A et al. Bumpless interconnect of 6 µm-pitch Cu electrodes at room temperature. Trans Adv Packg 2008;31:473.
- [15] Colinge C, Bagdahn J, Baumgart H, Hobart K, Moriceau H, Suga T. Room-temperature bonding using fluorine containing plasma activation and its bonding mechanism. The Electrochem Soc 2010;1002:1749.

- [16] Wang C, Suga T. A novel room-temperature wafer direct bonding method by fluorine containing plasma activation. In: *Electronic Components and Technology Conference (ECTC)*, Proc. 2010; p. 303.
- [17] Pan CT, Yang H, Shen SC, Chou MC, Chou HP. A low temperature wafer bonding technique using patternable materials. *J Micromech Microeng* 2002;12:611.
- [18] Niklaus F, Enoksson P, Kaelvesten E, Stemme G. Low temperature full wafer adhesive bonding. *J Micromech Microeng* 2001;11:100.
- [19] Noh H, Moon K, Cannon A, Hesketh PJ, Wong CP. Wafer bonding using microwave heating of parylene for MEMS packaging. *Proc IEEE Int Conf Electron Compon Technol* 2004;1:924.
- [20] Suzuki K, Maeda N, Kitada H, Fujimoto K, Nakamura T, Ohba T. TSV (Through silicon via) interconnection on wafer-on-a-wafer (WOW) with MEMS technology. In: *Proc. 15th Symp. on Microjoining and Assembly Technol. in Electronics* 2009. p. 283–285.
- [21] Tominaga S, Abe D, Enomoto T, Kondo S, Kitada H, Ohba T. Hybrid electrochemical mechanical planarization process for Cu dual-damascene through-silicon via using noncontact electrode pad. *Japanese J Appl Phys* 2010;49(5). 05FG01–5.
- [22] Fujimoto K et al. Development of multi-stack process on wafer-on-wafer (WOW). In: *The IEEE CPMT Symposium Japan* 2010.
- [23] Kitada H, Maeda N, Fujimoto K, Mizushima Y, Nakata Y, Nakamura T et al. Stress and diffusion resistance of low temperature CVD dielectrics for multi-TSVs on bumpless wafer-on-wafer (WOW) technology. In: *Advanced Metallization Conference* 2010.
- [24] Huebner H et al. Face-to-face chip integration with full metal interface. In: *Proc. Advanced Metallization Conf. (AMC 02)*, Materials Research Soc. 2002, p. 53.
- [25] Benkart P, Munding A, Kaiser A, Kohn E, Heitmann A, Huebner H, et al. 3-Dimensional integration scheme with a thermal budget below 300 C. *Sens Actuat A Phys* 2007;139(1–2):350–5.
- [26] Klumpp A, Ramm P. 3D-IC fabrication challenges for more than Moore applications. In: *Workshop Manufacturing and Reliability Challenges for 3D ICs Using TSVs*, San Diego, Sept. 26, 2008.
- [27] Agarwal R, Zhang W, Limaye P, Labie R, Dimcic B, Phommahaxay A et al. Cu–Sn microbumps interconnect for 3D TSV chip stacking. In: *Electronic Components and Technology Conference (ECTC)*, Proc. 2010. p. 415.
- [28] Ko CT, Hsiao ZC, Fu HC, Chen KN, Lo WC, Chen YH. Wafer-to-wafer hybrid bonding technology for 3D IC. In: *Electronic System-Integration Technology Conference (ESTC)*, 2010.
- [29] Wang PI. Low temperature copper-nanorod bonding for 3D integration. In: *Mater Res Soc Symp Proc Vol.* 2007 p. 970, .
- [30] Li C, Wang Z, Wang P, Peles Y, Koratkar N, Peterson GP. Nanostructured copper interfaces for enhanced boiling. *Small* 2008;4(8):1084–8.
- [31] Wang PI, Lee SH, Parker TC, Frey MD, Karabacak T, Lu JQ, et al. Low temperature wafer bonding by copper nanorod array. *Electrochem Solid-State Lett* 2009;12(4):H138–41.
- [32] Oppermann H, Dietrich L, Klein M, Wunderle B. Nanoporous interconnects. *Electronic System-Integration Technology Conference (ESTC)*, 2010.