

**Performance improvement of pentacene-based organic thin-film transistor with HfO<sub>2</sub> gate dielectrics treated by CF<sub>4</sub> plasma**

Kow-Ming Chang<sup>a,b</sup>, Sung-Hung Huang<sup>a,\*</sup>,  
Yi-Wen Tseng<sup>a</sup>

<sup>a</sup> Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, 1001 Ta Hsueh Road, Hsinchu, Taiwan 30010, R.O.C.

<sup>b</sup> College of Electrical and Information Engineering, I-Shou University, Kaohsiung County, Taiwan 84001, R.O.C.

Fluorine incorporation into the HfO<sub>2</sub> gate dielectrics by post CF<sub>4</sub> plasma treatment in an inductively coupled plasma chamber was proposed to improve gate leakage current and modify surface property for low-temperature fabrication. During the whole process, the temperature is controlled below 150 °C. The low-leakage HfO<sub>2</sub> dielectric treated by CF<sub>4</sub> plasma was characterized and then utilized in pentacene-based OTFTs. After CF<sub>4</sub> plasma treatment, the gate leakage and field effect mobility were effectively improved. By integrating high-k HfO<sub>2</sub> by CF<sub>4</sub> plasma treatment and HMDS evaporation treatment, a low operating voltage (-4V), low threshold voltage (-1.12V), a low subthreshold swing (266 mV/decade), a field-effect mobility (0.029cm<sup>2</sup>/Vs) and an on/off current ratio (>10<sup>4</sup>) were obtained.

### Introduction


Organic thin film transistors (OTFTs) have attracted considerable attention because they can potentially be developed into lightweight, flexible, and low-cost electronic device. In order to reduce operation voltage and improve performance, several high-k gate dielectrics were reported, such as Al<sub>2</sub>O<sub>3</sub> (1), Ta<sub>2</sub>O<sub>5</sub> (2), TiO<sub>2</sub> (3) and HfO<sub>2</sub> (4). Among these dielectrics, HfO<sub>2</sub> thin films were widely investigated as a potential high-k oxide in replacement of SiO<sub>2</sub> for ultra large scale integration (ULSI) technology due to high dielectric constant and wide energy bandgap. In previous reports, HfO<sub>2</sub> gate dielectric treated by CF<sub>4</sub> plasma can effectively reduce leakage current and hysteresis phenomenon (5, 6). In addition, the electrical properties of OTFTs are highly determined between the gate dielectric and channel. The CF<sub>x</sub> also used to modify the interface to improve the electrical properties of OTFT (7).

Organic thin film transistors with low operation voltage and low process temperature are required for Flexible Electronics (8). Using high-k dielectrics can increase capacitance density which can reduce the threshold voltage and subthreshold swing (9). However, the high-k dielectrics which deposited at low temperature have more defects, so they usually need a high temperature annealing more than 300°C to effectively reduce leakage current. High-density inductively coupled plasma (ICP) sources are widely used in semiconductor fabrication processing. The inductively coupled plasma (ICP) chamber can independently control the plasma density as well as ion bombardment energy. In this work, fluorine incorporation into the HfO<sub>2</sub> gate dielectrics by post CF<sub>4</sub> plasma treatment at 150°C in an ICP chamber was proposed to improve not only gate leakage current but also surface property for low-temperature applications.

## Experiment

First of all, a 500-nm SiO<sub>2</sub> film was grown on silicon wafers by wet oxidation. The Metal-insulator-Metal capacitors-(Ni/HfO<sub>2</sub>/Ni) were fabricated on SiO<sub>2</sub>/Si to analyze the dielectric properties. The 50 nm-thick bottom nickel electrodes and 40 nm-thick HfO<sub>2</sub> gate dielectrics were deposited by electron beam evaporation. After the gate dielectric deposition, samples were treated by CF<sub>4</sub> plasma in an inductively coupled plasma chamber with pressure of 100 mTorr at 150 °C. The flow rate of CF<sub>4</sub>, ICP power and process time are 100sccm, 500W, 90sec respectively. Next, top nickel electrodes were evaporated through a shadow mask ( $A=4 \times 10^{-5} \text{ cm}^2$ ). The optimized parameter was used to fabricate OTFT. First, a 50-nm-thick nickel film was deposited and patterned through shadow mask to use as the gate electrode. Second, HfO<sub>2</sub> gate dielectric was evaporated, followed by CF<sub>4</sub> plasma treatment. A control sample annealing for 1 hour at 150 °C in N<sub>2</sub> without plasma treatment was also implemented. After CF<sub>4</sub> treatment, HMDS is also evaporated on gate dielectric surface to modify the surface property. Next, 80nm-thick pentacene (Aldrich Chemical Company) active layer was evaporated through a shadow mask on gate dielectric. This evaporation was performed at a deposition rate of 1Å/s at 70 °C, under a pressure of  $3 \times 10^{-6}$  torr. Finally, a 100 nm-thick gold was deposited onto the pentacene to form a source/drain(S/D) contact. The devices had a channel length of 50µm and a width of 500µm. Figure 1 shows device structure of top contact OTFT.


X-ray photoelectron spectroscopy (XPS) was used to study the chemical bonding. The depth profile of fluorine incorporation was analyzed by the secondary ion mass spectroscopy (SIMS). The surface morphologies of dielectric and pentacene films were analyzed by atomic force microscopy (AFM). The high frequency (100 kHz) capacitance voltage (C-V) characteristics and current-voltage (I-V) curves were measured by Agilent 4156C and HP 4284, respectively.




**Figure 1** Device structure of top contact OTFT

## Results and discussion

Since the plasma treatment maybe result in a rough surface which can degrade the performance, AFM is used to investigate on surface morphology without and with plasma treatment. Figure 2 shows the AFM surface images of  $\text{HfO}_2$  without treatment and with  $\text{CF}_4$  plasma treatment. The rms roughness value is 0.596nm and 0.515nm respectively. The result shows that the surface roughness is similar to the no treatment sample after plasma treatment.




**Figure 2** AFM surface image of  $\text{HfO}_2$  (a) without plasma treatment (b) with  $\text{CF}_4$  plasma treatment




**Figure 3** F 1s XPS spectrum for samples with and without  $\text{CF}_4$  plasma treatment

F 1s XPS spectra in figure 3 show that F is incorporated into HfO<sub>2</sub> for samples with CF<sub>4</sub> treatment. The peak located at ~685 eV corresponds to the F bonds in bulk HfO<sub>2</sub> (10). From C1s XPS spectra shown in figure 4, C-F bond was observed at the surface after plasma treatment.




**Figure 4** C 1s XPS spectrum for samples (a) without CF<sub>4</sub> plasma treatment (b) with CF<sub>4</sub> plasma treatment

Figure 5 shows the depth profile of SIMS analysis of the HfO<sub>2</sub> films with CF<sub>4</sub> plasma treatment. It can be seen that fluorine is incorporated into bulk HfO<sub>2</sub> film, so that the defects can effectively be passivated in bulk HfO<sub>2</sub>.




**Figure 5** SIMS analysis of Ni/HfO<sub>2</sub>/Ni bottom electrode.

The C-V and J-V characteristics of MIM capacitors are shown in figures 6(a) and 6(b), respectively. It is observed that the capacitance slightly declines after plasma treatment. From C1s XPS data, it is deduced that C-F bonding results in a lower capacitance. As shown in figure 6(b), leakage current density of the gate dielectrics was significantly improved with CF<sub>4</sub> plasma at 150 °C in an inductively coupled plasma chamber, and gate dielectric leakage current was 3X10<sup>-6</sup> A/cm<sup>2</sup> at an electric field of 1MV/cm. The results show that fluorine atoms were incorporated into the HfO<sub>2</sub> dielectrics to form Hf-F bonding by CF<sub>4</sub> plasma, resulting in the reduction of gate leakage current (6).



**Figure 6** (a) C-V characteristics of Ni/HfO<sub>2</sub>/Ni capacitors (b) J-V characteristics of Ni/HfO<sub>2</sub>/Ni capacitors with and without CF<sub>4</sub> plasma.

Figure 7 shows that the transfer characteristics of OTFTs with HfO<sub>2</sub> gate dielectric treated by annealing for 1 hour at 150 °C in N<sub>2</sub> (control sample), CF<sub>4</sub> plasma and CF<sub>4</sub> plasma followed by HMDS evaporation. Table 1 summarizes the electrical properties of subthreshold swing, on/off ratio, threshold voltage, and the mobility extracted by ID-VG and ID<sub>1/2</sub> -V<sub>G</sub> plot. The mobility is enhanced after gate dielectric was treated by CF<sub>4</sub> plasma and HMDS because of the improvement of carrier transport behavior on pentacene interface of channel/dielectric. Moreover, AFM surface images of pentacene were shown in figure 8. After CF<sub>4</sub> plasma treatment, the grain size was larger resulting in larger mobility than control sample. In Figure 9(a), ID-VD curve of control sample has more distortion due to high gate leakage current and lower mobility. After CF<sub>4</sub> plasma followed by HMDS treatment, the distortion is significantly improved since that F incorporation reduces the leakage current and improves surface property shown in figure 9(c). In figure 9(c), ID-VD shows slightly non-linear property at the low V<sub>DS</sub> region due to the schottky barrier between pentacene and gold (11-13). In the previous reports, bottom contact structure shows more non-linear behavior than top contact (11, 12). It seems that our top contact structure presents a poor contact. The parasitic resistance in our experimental may result in a lower mobility.




**Figure 7** The transfer characteristics of OTFTs with HfO<sub>2</sub> gate dielectric treated by annealing for 1 hour at 150 °C in N<sub>2</sub>, CF<sub>4</sub> plasma 90 sec at 150 °C, and CF<sub>4</sub> plasma 90 sec at 150 °C followed by HMDS evaporation treatment.




TABLE I.

	V <sub>t</sub> (V)	SS (V/dec.)	Mobility (cm <sup>2</sup> /V-s)	Ion/I <sub>off</sub> ratio
N <sub>2</sub> annealing for 1 hour at 150 °C	-1.35	353	1.16×10 <sup>-3</sup>	1.36×10 <sup>3</sup>
CF <sub>4</sub> 90sec at 150 °C	-1.18	286	1.82×10 <sup>-2</sup>	1.69×10 <sup>4</sup>
CF <sub>4</sub> 90sec at 150 °C +HMDS	-1.12	266	2.90×10 <sup>-2</sup>	4.03×10 <sup>4</sup>



**Figure 8** AFM pentacene deposited surface images after gate dielectric treated with (a) annealing for 1 hour at 150 °C in N<sub>2</sub>, (b) treated with CF<sub>4</sub> plasma, and (c) treated with CF<sub>4</sub> plasma followed by HMDS evaporation treatment



**Figure 9** Output characteristics ( $I_D$ - $V_D$ ) of OTFTs for (a) annealing for 1 hour at 150 °C in  $N_2$  (b)  $CF_4$  plasma treated (c)  $CF_4$  plasma followed by HMDS evaporation treatment

## Conclusion

In summary, a high- $k$   $HfO_2$  dielectric treated by  $CF_4$  plasma in an inductively coupled plasma chamber was successfully integrated into pentacene-based OTFTs for low processing temperature. Fluorine incorporation into bulk  $HfO_2$  effectively repairs the defect resulting in reduction of leakage current. The formation of C-F bonding at the gate dielectric surface modifies the surface properties resulting in a larger pentacene grain growth. Our pentacene-based OTFT by  $CF_4$  plasma and HMDS evaporation treatment operated at -4V showing a low threshold voltage (-1.12V), a low subthreshold swing (266 mV/decade), a field-effect mobility ( $0.029 \text{ cm}^2/\text{Vs}$ ) and an on/off current ratio ( $>10^4$ ).



## Acknowledgments

The authors gratefully appreciate the technical and financial support from National Nano Device Laboratory of the National Science Council of the Republic of China under contract NDL98-C05SP-075. The authors would also like to thank the Nano Facility Center (NFC) of National Chiao-Tung University for providing process equipment.

## References

1. X.-H. Zhang, B. Domercq, X. Wang, S. Yoo, T. Kondo, Z. L. Wang and B. Kippelen, *Organic Electronics*, 8, 718 (2007).
2. A. L. Deman, M. Erouel, D. Lallemant, M. Phaner-Goutorbe, P. Lang and J. Tardy, *Journal of Non-Crystalline Solids*, 354, 1598 (2008).
3. C. Jung, A. Maliakal, A. Sidorenko and T. Siegrist, *Appl. Phys. Lett.*, 90, 062111 (2007).
4. J. Tardy, M. Erouel, A. L. Deman, A. Gagnaire, V. Teodorescu, M. G. Blanchin, B. Canut, A. Barau and M. Zaharescu, *Microelectronics Reliability*, 47, 372.
5. R. Xie, M. Yu, M. Y. Lai, L. Chan and C. Zhu, *Appl. Phys. Lett.*, 92, 163505 (2008).
6. C. S. Lai, W. C. Wu, J. C. Wang and T. s. Chao, *Appl. Phys. Lett.*, 86, 222905 (2005).
7. J. X. Tang, C. S. Lee, M. Y. Chan and S. T. Lee, *Appl. Surf. Sci.*, 254, 7688 (2008).
8. K. D. Kim and C. K. Song, *Appl. Phys. Lett.*, 88, 233508 (2006).
9. M. F. Chang, P. T. Lee, S. P. McAlister and A. Chin, *Electron Device Letters, IEEE*, 29, 215 (2008).
10. S. Kang-ill, R. Sreenivasan, P. C. McIntyre and K. C. Saraswat, *Electron Device Letters, IEEE*, 27, 821 (2006).
11. P. V. Necliudov, S. L. Rumyantsev, M. S. Shur, D. J. Gundlach and T. N. Jackson, *1/f noise in pentacene organic thin film transistors*, p. 5395, AIP (2000).
12. O. Marinov, M. J. Deen and B. Iniguez, *Circuits, Devices and Systems, IEE Proceedings -*, 152, 189 (2005).
13. Z. Xie, M. S. A. Abdou, X. Lu, M. J. Deen, S. Holdcroft, *Canadian Journal of Physics*, Vol. 70(10-11), pp. 1171-1177, 1992