

## Electrical and reliability characteristics of polycrystalline silicon thin-film transistors with high- Eu2O3 gate dielectrics

Li-Chen Yen, Chia-Wei Hu, Tsung-Yu Chiang, Tien-Sheng Chao, and Tung-Ming Pan

Citation: Applied Physics Letters 100, 173509 (2012); doi: 10.1063/1.4705472

View online: http://dx.doi.org/10.1063/1.4705472

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/100/17?ver=pdfcov

Published by the AIP Publishing

## Articles you may be interested in

High performance organic field-effect transistors with ultra-thin HfO2 gate insulator deposited directly onto the organic semiconductor

Appl. Phys. Lett. 104, 013307 (2014); 10.1063/1.4860998

High-performance CF 4 plasma treated polycrystalline silicon thin-film transistors using a high-k Tb 2 O 3 gate dielectric

Appl. Phys. Lett. 96, 113504 (2010); 10.1063/1.3357428

Effects of gate insulator using high pressure annealing on the characteristics of solid phase crystallized polycrystalline silicon thin-film transistors

J. Appl. Phys. 105, 074507 (2009); 10.1063/1.3103335

Improvement in electrical characteristics of high- k Al 2 O 3 gate dielectric by field-assisted nitric oxidation Appl. Phys. Lett. **89**, 232903 (2006); 10.1063/1.2402215

Correlation of the generation-recombination noise with reliability issues of polycrystalline silicon thin-film transistors

Appl. Phys. Lett. 85, 311 (2004); 10.1063/1.1769073



## Electrical and reliability characteristics of polycrystalline silicon thin-film transistors with high- $\kappa$ Eu<sub>2</sub>O<sub>3</sub> gate dielectrics

Li-Chen Yen, <sup>1</sup> Chia-Wei Hu, <sup>2</sup> Tsung-Yu Chiang, <sup>1</sup> Tien-Sheng Chao, <sup>1</sup> and Tung-Ming Pan<sup>2,a)</sup> <sup>1</sup> Department of Electrophysics, National Chiao Tung University, Hsinchu 30010, Taiwan <sup>2</sup> Department of Electronics Engineering, Chang Gung University, Taoyuan 333, Taiwan

(Received 7 February 2012; accepted 8 April 2012; published online 25 April 2012)

In this study, we developed a high-performance low-temperature polycrystalline silicon thin-film transistor (LTPS-TFT) incorporating an ultra thin Eu<sub>2</sub>O<sub>3</sub> gate dielectric. High- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT annealed at 500 °C exhibits a low threshold voltage of 0.16 V, a high effective carrier mobility of 44 cm<sup>2</sup>/V-s, a small subthreshold swing of 142 mV/decade, and a high  $I_{on}/I_{off}$  current ratio of  $1.34 \times 10^7$ . These significant improvements are attributed to the high gate-capacitance density due to the adequate quality of Eu<sub>2</sub>O<sub>3</sub> gate dielectric with small interfacial layer of effective oxide thickness of 2.5 nm. Furthermore, the degradation mechanism of positive bias temperature instability was studied for a high-k Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT device. © 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4705472]

Low-temperature polycrystalline silicon (LTPS) thinfilm transistors (TFTs) are known as attractive candidates for active matrix liquid-phase crystal display panel, threedimensional (3-D) circuit integration, and system-on-panel (SOP) applications. <sup>1-3</sup> The ultra-thin  $SiO_2$  (<2 nm) is inevitable to excessive leakage current due to the direct tunneling.4 A low dielectric constant and high leakage current of thin SiO<sub>2</sub> gate oxide in complementary metal-oxide-semiconductor (CMOS) devices hinder it to be used in low power and high performance applications. In contrary, high- $\kappa$  gate dielectrics can significantly reduce the gate leakage current for a given effective oxide thickness (EOT) and increase the gate capacitance density, causing high performance in LTPS-TFT. Rare-earth oxide materials, such as La<sub>2</sub>O<sub>3</sub>,<sup>5</sup> CeO<sub>2</sub>, and Dy<sub>2</sub>O<sub>3</sub>, have been recently studied extensively as promising gate dielectrics in advanced CMOS technology due to their high permittivity, large energy bandgap, and high thermodynamic stability with Si.<sup>8</sup> Although many research efforts have been explored to improve the electrical performance of TFT devices, 9,10 few investigations have been conducted on the positive bias temperature instability (PBTI) in high- $\kappa$  gate oxide LTPS-TFTs, and the mechanism of bias and temperature induced instabilities in the TFT devices is still not clear. In this paper, a high-performance LTPS-TFT device incorporating a high-κ Eu<sub>2</sub>O<sub>3</sub> gate dielectric is demonstrated. Furthermore, the most important bias temperature instabilities are investigated in high-κ Eu<sub>2</sub>O<sub>3</sub> LTPS-TFTs.

The n-channel LTPS-TFTs were fabricated on 6-in. Si substrates. A 500 nm-thick  $SiO_2$  was grown on the Si wafer by a standard wet oxidation process. A 50 nm-thick undoped amorphous-Si ( $\alpha$ -Si) layer was deposited on  $SiO_2$  using low-pressure chemical vapor deposition at 550 °C. The deposited  $\alpha$ -Si layer was then re-crystallized by the solid-phase-crystallization (SPC) process at 600 °C for 24 h in  $N_2$  ambient. The

phosphorous ion implantation was done with an energy of  $80 \,\mathrm{keV}$  and a dose of  $5 \times 10^{15} \,\mathrm{cm}^{-2}$  to define source/drain (S/D) regions. The implantation was activated by the thermal treatment at 600 °C for 12 h. The Eu<sub>2</sub>O<sub>3</sub> gate dielectric  $(\sim 2.4 \,\mathrm{nm})$  was deposited on the polycrystalline silicon film by electron-beam evaporation method, followed by thermal annealing at 500 and  $600\,^{\circ}\text{C}$  for  $30\,\text{min}$  in  $N_2$  ambient to improve the gate dielectric quality. An interfacial layer  $(\sim 2 \text{ nm})$  was observed between poly-Si film and Eu<sub>2</sub>O<sub>3</sub> dielectric, which was confirmed by cross section TEM image in Fig. 1(a). Subsequently, Eu<sub>2</sub>O<sub>3</sub> film was removed in the S/ D regions by dry etching system. Finally, 300 nm-thick Al was deposited by physical vapor deposition to pattern the gate and S/D electrodes. The schematic cross-sectional view of the Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT device structure was shown in Fig. 1(b). The threshold voltage (V<sub>TH</sub>) was defined as the gate voltage at which the drain-current reaches 100 nA·W/L at  $V_{DS} = 0.5 \text{ V}$ . The field effect mobility ( $\mu_{FE}$ ) is derived from the value of maximum transconductance of the TFT device.

The well-behaved I<sub>DS</sub>-V<sub>GS</sub> transfer characteristics of the high-k Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT devices annealed at 500 and 600 °C are shown in Fig. 2. The TFT device annealed at 500 °C exhibits high performance, including a very low V<sub>TH</sub> of 0.16 V, a high field effect mobility ( $\mu_{\rm FE}$ ) of 44 cm<sup>2</sup>/V-s, and a small subthreshold swing (S.S.) of 142.2 mV/decade, compared with the device annealed at 600 °C. This may be attributed to the superior gate dielectric and low interface trap density at the dielectric/poly-Si interface. 11 In addition, these devices show a low gate-induced drain leakage current of  $\sim 10^{-12}$  A. The EOT and the dielectric constant ( $\kappa$ ) of Eu<sub>2</sub>O<sub>3</sub> film annealed at  $500^{\circ}$ C were evaluated as  $\sim$ 2.5 nm and 19, respectively, corroborated well with the above results. The  $I_{on}/I_{off}$  value of  $1.34 \times 10^7$  in the LTPS-TFT device annealed at 500 °C is larger than that of device annealed at  $600\,^{\circ}\text{C}$  (8.44 ×  $10^{6}$ ). The positive threshold voltage shift in these LTPS-TFT devices can be ascribed by the interfacial electron trapping due to the presence of an unrestrained silicate layer at the dielectric/poly-Si interface. 12,13 For the

<sup>&</sup>lt;sup>a)</sup>E-mail: tmpan@mail.cgu.edu.tw. Tel: 886-3-211-8800 Ext. 3349. Fax: 886-3-211-8507.




FIG. 1. (a) TEM cross-sectional image of the stacked  $Eu_2O_3/SiO_x$  gate dielectric annealed at  $500\,^{\circ}C$  and (b) cross-sectional view of the high- $\kappa$   $Eu_2O_3$  LTPS-TFT device structure.

 $\rm Eu_2O_3$  film annealed at 600 °C, a higher V<sub>TH</sub> shift was observed. This behavior may be due to the formation of thicker silicate layer at the oxide/poly-Si interface.<sup>14</sup>

Figure 3 shows the output characteristics ( $I_{DS}$ – $V_{DS}$ ) of the high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> LTPS-TFTs annealed at 500 and 600 °C. It can be seen that the driving current of LTPS-TFT device annealed at 500 °C increases significantly compared to that of device annealed at 600 °C. The plausible mechanism may be the higher field effect mobility of charge carrier and the smaller threshold voltage of the device. The high driving




FIG. 2. Transfer characteristics ( $I_{DS}$ - $V_{GS}$  and  $\mu_{FE}$ ) of the Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT devices annealed at 500 and 600 °C, measured at  $V_{DS}$  = 0.5 V.




FIG. 3. Output characteristic  $I_{DS}\text{--}V_{DS}$  of high-  $\!\kappa$  Eu\_2O\_3 LTPS-TFT devices annealed at 500 and 600  $^{\circ}C$  .

current would be very promising for the application of SOP and 3-D circuit integration. The important device parameters of Eu<sub>2</sub>O<sub>3</sub> dielectric incorporated LTPS-TFTs are listed in Table I. An improvement in device performance is observed compared with other recently published works with different gate dielectrics including SiO<sub>2</sub>, <sup>15</sup> Y<sub>2</sub>O<sub>3</sub>, <sup>16</sup> HfO<sub>2</sub>, <sup>17</sup> and Pr<sub>2</sub>O<sub>3</sub>. <sup>18</sup> The Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT can speedily fill the trap states at the grain boundary and fast turn on the device due to the ultra thin EOT and large gate capacitance density. <sup>17</sup>

The bias temperature instability of the high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT device is investigated under 25 and 85 °C. A dc voltage in the range between 1.5 and 2 V was applied to the gate with the source and drain grounded. Fig. 4(a) shows the threshold voltage shift of the high-κ Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT device under constant voltage stress (CVS) for different conditions. The turn-around phenomenon was observed for 1.5 V stress voltage at 25 °C. The injected electrons from substrates are trapped in the interfacial layer without Si-O bonds breaking, which cause the positive V<sub>TH</sub> shifts. This phenomenon can be interpreted by the modified reaction-diffusion model based on electric stress induced defect generation mechanism. 19 After 100 s of CVS, the threshold voltage shift direction switches from positive to negative with increasing stress time, suggesting the electron detrapping from Eu<sub>2</sub>O<sub>3</sub> film. On the other hand, the PBTI measurement shows that a larger stress gate voltage leads to a more severe degradation in the V<sub>TH</sub> shift, which indicates that bias temperature instabilities for high-κ Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT are electrically activated. Fig. 4(b) shows the effect of PBTI stress on the transfer characteristics of the n-channel LTPS-TFTs. It was found that the V<sub>TH</sub> value changes from positive to negative after PBTI stress, indicating that the PBTI stress generates more positive interface trap states in the device. In addition, the field effect mobility degrades after the PBTI stress. For positive bias stress, the accelerated electrons would break the weak grain boundary bonding, resulting in a large

TABLE I. Comparison of device parameters for LTPS-TFTs fabricated with a  $SiO_2$ ,  $Y_2O_3$ ,  $HfO_2$ ,  $Pr_2O_3$ , and  $Eu_2O_3$ .

	$SiO_2$	$Y_2O_3$	$HfO_2$	Pr <sub>2</sub> O <sub>3</sub>	Eu <sub>2</sub> O <sub>3</sub>
W/L	10/10	10/5	0.1/1	10/10	10/10
$V_{TH}\left(V\right)$	12	1.76	0.3	1.58	0.16
S.S. (mV/decade)	2060	269	280	276	142.2
EOT (nm)	50	8.6	7.3	6.5	2.51
$\mu_{\rm FE}  ({\rm cm}^2/{\rm V}{\text -}{\rm s})$	11	32.7	39	28.33	44.07
I <sub>on</sub> /I <sub>off</sub>	$4.65\times10^6$	$1.83\times10^7$	$9.7\times10^6$	$3.9 \times 10^6$	$1.34 \times 10^{7}$




FIG. 4. (a) Threshold voltage shift as a function of stress time for high-k  $Eu_2O_3$  LTPS-TFT devices annealed at  $500\,^{\circ}\mathrm{C}$  under various positive biases and temperatures. (b) Transfer characteristics of the high- $\kappa$   $Eu_2O_3$  LTPS-TFT device before and after PBTI stress.

number of defects into the poly-Si channel film and/or the interfacial layer to generate the oxygen vacancy  $({V_{\rm O}}^{2+})$  and interstitial oxygen  $({I_{\rm O}}^{2-})^{.20}$  The  ${V_{\rm O}}^{2+}$  would accumulate in the interfacial layer and the  ${I_{\rm O}}^{2-}$  would diffuse/drift into Eu<sub>2</sub>O<sub>3</sub> bulk under positive bias, as shown in Fig. 5(a). The  ${V_{\rm O}}^{2+}$  is a shallower defect compared with the  ${V_{\rm O}}^{0}$  in the energy-band diagram, as illustrated in Fig. 5(b). This negative shift may be attributed to electron de-traps from deep level  ${I_{\rm O}}^{2-}$ , possibly indicating that it occupied at a lower level than the work function of Al. Under PBTI stress, the electron de-trap film in the Eu<sub>2</sub>O<sub>3</sub> is dominant than electron trapping.

In summary, a high-performance LTPS-TFT device featuring an ultra thin  $Eu_2O_3$  gate dielectric is demonstrated. High  $\mu_{FE}$ , low  $V_{TH}$ , large  $I_{on}/I_{off}$ , and excellent S.S. are achieved in the n-channel poly-Si LTPS-TFT due to the adequate quality of the gate dielectric with some unrestrained silicate layer served as stacked gate dielectric. Consequently, it is very promising for the application of SOP technology due to the high electron mobility of the device. In addition, the mechanism of PBTI in high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> LTPS TFT is investigated. PBTI may be attributed to the creation of defects in poly-Si TFT channel by breaking of Si–O bonds at the grain boundaries and/or the interfacial layer between




FIG. 5. (a) Modified reaction-diffusion model and (b) energy-band diagram of the high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT device under PBTI stress.

Eu<sub>2</sub>O<sub>3</sub> and poly-Si film, and thus, the oxygen ions or vacancies will diffuse/drift into the Eu<sub>2</sub>O<sub>3</sub> film to degrade the device performance.

The authors would like to thank the members of the Nano Device Laboratory for their technical help. This project was supporting by the National Science Council (NSC) of China under contract no. NSC-98-2221-E-182-056-MY3.

<sup>1</sup>S. Jagar and P. K. Ko, IEEE Electron Device Lett. **21**, 439 (2000).

<sup>2</sup>K. M. Chang, W. C. Yang, and C. P. Tsia, IEEE Electron Device Lett. **24**(8), 512–514 (2003).

<sup>3</sup>J. H. Jeon, M. C. Lee, K. C. Park, S. H. Jung, and M. K. Han, Tech. Dig. - Int. Electron Devices Meet. **2000**, 213–216.

<sup>4</sup>N. Yang, W. K. Henson, J. R. Hauser, and J. J. Wortman, IEEE Trans. Electron Devices **46**, 1464 (1999).

<sup>5</sup>S. Z. Chang, H. Y. Yu, and C. Adelmann, IEEE Electron Device Lett. **29**, 430 (2008).

<sup>6</sup>F. C. Chiu, Electrochem. Solid-State Lett. **11**, H135 (2008).

<sup>7</sup>T. M. Pan, W. T. Chang, and F. C. Chiu, Appl. Surf. Sci. **257**, 3964 (2011).

<sup>8</sup>J. Robertson, Eur. Phys. J. Appl. Phys. **291**, 265 (2004).

<sup>9</sup>M. J. Yang, C. H. Chien, Y. H. Lu, C. Y. Shen, and T. Y. Huang, IEEE Trans. Electron Devices **55**, 1027 (2008).

<sup>10</sup>T. M. Pan and Z. H. Li, Appl. Phys. Lett. **96**, 113504 (2010).

<sup>11</sup>B. F. Hung, K. C. Chiang, C. C. Huang, A. Chin, and S. P. McAlister, IEEE Electron Device Lett. 26, 384 (2005).

<sup>12</sup>H. Ono and T. Katsumata, Appl. Phys. Lett. **78**, 1832 (2001).

<sup>13</sup>V. Mikhelashvili, G. Eisenstein, F. Edelman, R. Brener, N. Zakharov, and P. Werner, J. Appl. Phys. 95, 613 (2004).

<sup>14</sup>M. Fanciulli and G. Scarel, Rare Earth Oxide Thin Film: Growth, Characterization, and Applications (Springer, Berlin, 2007).

<sup>15</sup>S. D. Wang, W. H. Lo, and T. F. Lei, J. Electrochem. Soc. **152**, G703 (2005).

<sup>16</sup>T. M. Pan and C. J. Chang, Semicond. Sci. Tech. **26**, 075004 (2011).

<sup>17</sup>C. P. Lin, B. Y. Tsui, M. J. Yang, R. H. Huang, and C. H. Chien, IEEE Electron Device Lett. 27, 360 (2006).

<sup>18</sup>C. W. Chang, C. K. Deng, J. J. Huang, H. R. Chang, and T. F. Lei, IEEE Electron Device Lett. 29, 96 (2008).

<sup>19</sup>N. Sa, J. F. Kang, H. Yang, X. Y. Liu, Y. D. He, R. Q. Han, C. Ren, H. Y. Yu, D. S. H. Chan, and D.-L. Kwong, *IEEE Electron Device Lett.* 26, 610 (2005).

<sup>20</sup>M. Sato, S. Kamiyama, Y. Sugita, T. Matsuki, T. Morooka, T. Suzuki, K. Shiraishi, K. Yamabe, K. Ohmori, K. Yamada, J. Yugami, K. Ikeda, and Y. Ohji, Tech. Dig. - Int. Electron Devices Meet. 2009, 1–4.