A 2-D Analytic Model for the Threshold-Voltage of Fully Depleted Short Gate-Length Si-SOI MESFET's

Chin-Shan Hou, Student Member, IEEE, and Ching-Yuan Wu, Member, IEEE

Abstract—A two-zone Green's function solution method is proposed to analytically model the potential distribution in the silicon film of fully depleted SOI MESFET's, in which the exact solution of 2-D Poisson's equation is obtained by using the appropriate boundary conditions. From the derived analytic 2-D potential distribution, the bottom potential in the active silicon film is used to analyze the drain-induced barrier lowering effect and the threshold voltage is defined in terms of minimum channel potential barrier. The results of the developed analytic threshold-voltage model are compared with those of 2-D numerical simulation, and good agreements are obtained for the gate length down to 0.1 μm with wide ranges of structure parameters and bias conditions.

NOMENCLATURE

$\epsilon_{si}(\epsilon_{ox})$	Dielectric permittivity of Si (SiO ₂).
L_q	Gate length of the SOI MESFET.
$t_{si}(t_{ob})$	Thickness of silicon film (buried oxide).
k_m	Eigenvalue for x-direction, $k_m = m\pi/L_g$.
k_n^i	Eigenvalue for y-direction in region $i(i = I, II)$,
	$k_n^I = \frac{\left(n - \frac{1}{2}\right)\pi}{t_{si}}, k_n^{II} = \frac{\left(n - \frac{1}{2}\right)\pi}{t_{ob}}$. Region I is silico
	film and region II is buried oxide.
N_D	The doping concentration in the silicon film.
V_{bi}	Built-in potential of the source(drain)/channel
	high-low $(n^+ - n)$ junction.
ϕ_{Bn}	Barrier height of the gate metal-semiconductor
	contact.
ϕ_{bi}	Built-in potential of the gate Schottky barrier,
	$\phi_{bi} = \phi_{Bn} - V_n$; V_n is the potential difference
	between the conduction band and the Fermi level
	of silicon film.
$V_{gs}(V_{ds})$	Gate-source (drain-source) voltage.
V_{BS}	Oxide substrate-source voltage.
V_{FB}	Flatband voltage of the substrate oxide
V_T	Threshold voltage of the SOI MESFET.
Ψ_{\min}	The bottom potential minimum of the silicon

Manuscript received February 23, 1995; revised July 7, 1995. The review of the paper was arranged by Associate Editor A. H. Marshak. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC-84-2215-E009-019.

The position of the bottom potential minimum.

The authors are with the Advanced Semiconductor Device Research Laboratory and Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

IEEE Log Number 9415415.

 x_{\min}

 $\begin{array}{ll} D_s^m & \text{The Fourier coefficient of the electric} \\ & \text{displacement at the Si-SiO}_2 \text{ interface.} \\ & D_s^m = \frac{2}{L_g} \int_0^{L_g} D_s(x') \sin k_m x' \, dx'. \, D_s \text{ is the} \\ & \text{normal electric displacement.} \\ & \text{Fourier coefficient of boundary potential at the} \\ & \text{source (drain) side in silicon film.} \\ & A_n^s = \frac{2}{t_{si}} \int_0^{t_{si}} \Psi_I(0,\,y') \cos k_n^I y' \, dy', \\ & A_n^d = \frac{2}{t_{si}} \int_0^{t_{si}} \Psi_I(L_g,\,y') \cos k_n^I y' \, dy'. \\ & \text{Fourier coefficient of boundary potential at the} \\ & \text{source (drain) side in buried oxide.} \\ & B_n^s = \frac{2}{t_{ob}} \int_0^{t_{ob}} \Psi_{II}(0,\,y') \cos k_n^{II} y' \, dy', \\ & B_n^d = \frac{2}{t_{ob}} \int_0^{t_{ob}} \Psi_{II}(L_g,\,y') \cos k_n^{II} y' \, dy'. \\ & Q_B^m & \text{The Fourier coefficient of the channel charge} \\ & \text{density in silicon film.} \\ & Q_B^m = \frac{2}{L_g} \int_0^{L_g} q N_D \sin k_m x' \, dx'. \\ \end{array}$

I. INTRODUCTION

S MOS devices shrink to deep submicrometer regime, the gate-oxide thickness becomes one of the important scaling parameters, and thin-gate oxide of several tens angstroms or less will be required. However, the growth of high-quality and low-defect density thin-oxide layer will be a bottleneck for future CMOS ULSI technology. In general, some oxide-related reliability issues due to hot-carrier effects and radiation/plasma damages are inevitable for thinner oxide. In addition, tunneling will occur when thickness is scaled down below 40 Å. Therefore, there exists an inherent limit for MOSFET technology advancement. From this point of view, the Si-MESFET could be a replacement for MOSFET scaled to an utmost limit.

The metal-semiconductor field-effect transistor (MESFET) was first proposed by Mead in 1966 [1] and was eventually fabricated on the GaAs epitaxial layer [2]. The active *n*-GaAs layer was formed on the semi-insulating GaAs substrate either through ion implantation or by epitaxial growth. Owing to the intrinsically high mobility of GaAs material, the MESFET's are widely used in high-speed logic circuit and microwave amplifier. The absence of gate oxide makes the MESFET device naturally immune to oxide-related problems such as radiation/plasma damages and hot-carrier effects. Besides, the channel of MOSFET device is formed by the inversion layer at the gate oxide-silicon interface, thus carriers suffer from high normal fields and serious roughness scattering, leading to drastic reduction of effective mobility and transconductance. However, the channel of MESFET device is formed in the

undepleted bulk region which is usually near the bottom of the active layer, thus carrier mobility is less degraded. This is one of the advantages for the MESFET devices against the MOSFET devices. Moreover, the built-in voltage across the channel to source (drain) high-low $(n^+ - n)$ junction of a MESFET device is about 0.2 V which is smaller than that of a MOSFET device (about 0.9 V). Therefore, the MESFET does not need to concern about the punch-through effect but it is a serious problem for deep submicrometer MOSFET. Since the gate of MESFET is a metal-semiconductor Schottky contact, the voltage swing is limited within a relatively small range, depending on the barrier height. Hence, the MESFET is a good candidate for low-power applications [3], [4].


In this paper, the threshold-voltage model of fully depleted (normally off type or enhancement mode) SOI MESFET's is analytically developed. The exact solutions of 2-D Poisson's equations in both silicon film and buried oxide are solved by the Green's function solution technique without additional assumptions. In Section II, the boundary conditions are described and the Green's function solution method is discussed in detail. In Section III, the derived 2-D potential distribution is verified by 2-D numerical analysis and further applied to analyze the drain-induced barrier lowering effect and the threshold voltage for wide ranges of structure parameters and bias conditions. The results of the developed analytic threshold-voltage model are compared with those of 2-D numerical simulation, and good agreements are obtained. The calculated results show that the SOI MESFET has smaller short gate-length effect under careful selection of device parameters and applied biases. At last, a concluding remark is given in Section IV.

II. BASIC ANALYSIS

The silicon MESFET fabricated on a SIMOX wafer is shown in Fig. 1, in which a two-zone Green's function solution method is used to solve the potential distribution in both silicon film and buried oxide. The coordinate system used in our mathematical analysis is indicated in Fig. 1. Since the Green's functions are determined according to the boundary conditions specified, we first discuss the boundary conditions and then the Green's function solution.

A. Boundary Conditions

We focus on a self-aligned fully depleted MESFET structure shown in Fig. 1. In region I (silicon film), the source/drain boundary conditions are represented by the built-in potential across the source/drain to active channel high-low $(n^+ - n)$ junctions as marked by (I-a) and (I-b) in Fig. 1. The gate is a Schottky barrier formed by a metal-semiconductor contact, so the top surface boundary condition is chosen as the Dirichlet type while the Neumann type is considered for the bottom surface boundary condition, as marked by (I-c) and (I-d) in Fig. 1. In region II (buried oxide region), the boundary potentials along the y-direction are assumed to vary linearly [5] as described by (II-a) and (II-b) in Fig. 1. The oxide bottom



$$\begin{split} (I-a): \Psi_{I}(0,y) &= V_{bi} & (II-a): \Psi_{II}(0,y) = \frac{V_{BS} - V_{FB} - V_{bi}}{I_{ab}} \cdot y + V_{bi} \\ (I-b): \Psi_{I}(L_{g},y) &= V_{bi} + V_{di} & (II-b): \Psi_{II}(L_{g},y) = \frac{V_{BS} - V_{FB} - V_{bi} - V_{di}}{I_{ab}} \cdot y + V_{bi} + V_{di} \\ (I-c): \Psi_{I}(x, -t_{gi}) &= V_{gi} - \phi_{bi} & (II-c): \frac{\partial \Psi_{II}}{\partial y} \Big|_{y=0^{+}} = -r \frac{D_{s}}{\epsilon_{aa}} \\ (I-d): \frac{\partial \Psi_{I}}{\partial x_{b}} \Big|_{y=0^{-}} &= -\frac{D_{s}}{\epsilon_{ab}} & (II-d): \Psi_{II}(x, t_{ab}) = V_{BS} - V_{FB} \end{split}$$

Fig. 1. The basic structure of a self-aligned thin-film SOI MESFET.

potential is related to the substrate bias voltage and flatband voltage of buried oxide as expressed by (II-d) in Fig. 1.

From electrodynamics, it reveals clearly that the normal electric displacement must be continuous across the interface between different media except the existence of fixed interface charge density. Thus, we can specify the normal interface electric displacement as D_s as marked by (I-d) in Fig. 1, i.e.,

$$\epsilon_{si}E_{si} = \epsilon_{ox}E_{ox} + \sigma = D_s \tag{1}$$

where E is the normal electric field with the subscript denoting the material and σ is the fixed interface charge density. We see from (1) that the electric displacement in oxide side is changed by the fixed interface charge density. The latter half of (1) can be rewritten as

$$\epsilon_{ox} E_{ox} = r D_s \tag{2}$$

where an "effective ratio" r is introduced to consider the effect of fixed interface charge density. Thus, the interface boundary condition in region II is expressed as the Neumann type as marked by (II-c) in Fig. 1. Note that the normal electric displacement D_s can be solved by using the continuity of potentials at the silicon-oxide interface.

B. Green's Function Solution Technique

The Green's function solution method provides a formal solution procedure for partial differential equation subject to boundary conditions. Lin and Wu [6] first applied this method to analytically solve the 2-D potential distribution

of bulk MOSFET devices. Chin and Wu [7] applied this method to MESFET devices, and Guo and Wu [5] developed a multizone Green's function solution method to model thin-film SOI MOSFET devices. Furthermore, the discretized Green's function solution method had also been used to implement a 2-D numerical device simulator used in this paper [8].

The 2-D Poisson's equation for the SOI MESFET structure shown in Fig. 1 can be expressed by

$$\nabla^2 \Psi(x, y) = \begin{cases} -\frac{\varrho(x, y)}{\epsilon_{si}} & -t_{si} < y < 0\\ 0 & 0 < y < t_{ob} \end{cases}$$
 (3)

where the x- and y-coordinates represent the length and depth directions, respectively. The analytic domain is confined in $0 < x < L_g$ and $-t_{si} < y < t_{ob}$. The exact solution of the 2-D Poisson's equation in this finite region subject to the boundary conditions discussed above can be obtained by means of Green's theorem and expressed as

$$\Psi(x, y) = \int \int \frac{\varrho(x', y')}{\epsilon} G(x, y; x', y') dx' dy' + \int G(x, y; x', y') \frac{\partial \Psi}{\partial n'} dS' - \int \Psi(x', y') \frac{\partial G}{\partial n'} dS'$$
(4)

where G(x, x'; y, y') is the Green's function satisfying $\nabla^2 G = -\delta(x - x')\delta(y - y')$; n' is the outward normal direction on the boundary surface.

According to the boundary condition types described above, the Green's functions can be determined and summarized as follows:

$$G_{x}^{I}(x, x'; y, y') = \frac{2}{Lg} \sum_{m=1}^{\infty} \sin k_{m} x \sin k_{m} x'$$

$$\left\{ \frac{\frac{\cosh k_{m} y' \sinh k_{m} (t_{si} + y)}{k_{m} \cosh k_{m} t_{si}}}{\frac{\cosh k_{m} y \sinh k_{m} (t_{si} + y')}{k_{m} \cosh k_{m} t_{si}}} \quad y < y' \right\}$$
(5a)

$$G_x^{II}(x, x'; y, y') = \frac{2}{Lg} \sum_{m=1}^{\infty} \sin k_m x \sin k_m x'$$

$$\begin{cases} \frac{\cosh k_m y' \sinh k_m (t_{ob} - y')}{k_m \cosh k_m t_{ob}} & y < y' \\ \frac{\cosh k_m y \sinh k_m (t_{ob} - y)}{k_m \cosh k_m t_{ob}} & y' < y \end{cases}$$
 (5b)

$$G_y^i(x, x'; y, y') = \frac{2}{t_i} \sum_{n=1}^{\infty} \cos k_n^i y \cos k_n^i y' \\ \begin{cases} \frac{\sinh k_n^i x \sinh k_n^i (L_g - x')}{k_n^i \sinh k_n^i L_g} & x < x' \\ \frac{\sinh k_n^i x' \sinh k_n^i (L_g - x)}{k_n^i \sinh k_n^i L_g} & x' < x \end{cases}$$
(5c)

where i denotes the region concerned, i.e., i = I(II) for the region I(II); $t_I = t_{si}$, $t_{II} = t_{ob}$; and k_m , k_n^I , and k_n^{II} are

eigenvalues as given in the nomenclature. The term $G_x^i(G_y^i)$ denotes the Green's function used for the integral along the x-(y-) direction in the Region i. Substituting Green's functions (5) and boundary conditions into the Green's theorem (4), the general forms of the 2-D potential distribution in each region can be obtained as

Region I:

$$\Psi_{I}(x,y) = \sum_{m=1}^{\infty} \frac{Q_{B}^{m}}{\epsilon_{si}} \frac{\sin k_{m}x}{k_{m}^{2}} \left[1 - \frac{\cosh k_{m}y}{\cosh k_{m}t_{si}} \right]$$

$$+ \sum_{n=1}^{\infty} \frac{\cos k_{n}^{I}y}{\sinh k_{n}^{I}L_{g}}$$

$$\cdot \left[A_{n}^{s} \sinh k_{n}^{I}(L_{g} - x) + A_{n}^{d} \sinh k_{n}^{I}x \right]$$

$$+ \sum_{m=odd}^{\infty} \frac{4(V_{gs} - \phi_{bi})}{m\pi} \frac{\sin k_{m}x \cosh k_{m}y}{\cosh k_{m}t_{si}}$$

$$- \sum_{n=1}^{\infty} \frac{D_{s}^{m}}{\epsilon_{si}} \frac{\sin k_{m}x \sinh k_{m}(t_{si} + y)}{k_{m} \cosh k_{m}t_{si}}.$$
 (6)

Region II:

$$\Psi_{II}(x, y) = \sum_{n=1}^{\infty} \frac{\cos k_n^{II} y}{\sinh k_n^{II} L_g} \cdot [B_n^s \sinh k_n^{II} (L_g - x) + B_n^d \sinh k_n^{II} x] + \sum_{m=1}^{\infty} \frac{r D_s^m}{\epsilon_{ox}} \frac{\sinh k_m (t_{ob} - y)}{k_m \cosh k_m t_{ob}} + \sum_{m=odd}^{\infty} \frac{4(V_{BS} - V_{FB})}{m\pi} \frac{\sin k_m x \cosh k_m y}{\cosh k_m t_{ob}}$$
(7)

where the coefficients A_n^s , A_n^d , B_n^s , B_n^d , D_s^m and Q_B^m are the Fourier coefficients described in the nomenclature.

The Fourier coefficients of interface normal displacement D_s could be solved by the continuity of the potentials in different materials along the interface at y = 0, i.e.,

$$\Psi_I(x, y = 0^-) = \Psi_{II}(x, y = 0^+).$$
 (8)

Consequently, the result could be expressed as

$$D_{s}^{m} = \frac{1}{d^{m}} \left[\frac{Q_{B}^{m}}{\epsilon_{si} k_{m}^{2} r} \left(1 - \frac{1}{\cosh k_{m} t_{si}} \right) + \frac{2(V_{gs} - \phi_{bi})}{m\pi} \frac{1 - (-1)^{m}}{\cosh k_{m} t_{si}} - \frac{2(V_{BS} - V_{FB})}{m\pi} \frac{1 - (-1)^{m}}{\cosh k_{m} t_{ob}} + \sum_{n=1}^{\infty} \frac{2}{m\pi \left(1 + \frac{k_{n}^{12}}{k_{m}^{2}} \right)} [A_{n}^{s} + (-1)^{m+1} A_{n}^{d}] - \sum_{n=1}^{\infty} \frac{2}{m\pi \left(1 + \frac{k_{n}^{12}}{k_{m}^{2}} \right)} [B_{n}^{s} + (-1)^{m+1} B_{n}^{d}] \right]$$
(9)

where
$$d^m = \left(\frac{\tanh k_m t_{si}}{\epsilon_{si} k_m} + r \frac{\tanh k_m t_{ob}}{\epsilon_{ox} k_m}\right)$$
.




Fig. 2. The bottom potential distribution showing the drain-induced barrier lowering effect for $L_g=0.5$ and 0.1 $\mu{\rm m}$ under different V_{ds} .




Fig. 3. The minimum bottom potential versus the gate bias for different gate lengths.

III. APPLICATIONS AND VERIFICATIONS

A. Drain-Induced Barrier Lowering Effect

Since the SOI MESFET under consideration is normally off type (enhancement mode), the channel is fully depleted by the Schottky barrier potential at $V_{gs}=0$. The bottom potential of silicon film can be used to monitor the subthreshold behavior of SOI MESFET's. From (6), we derive the bottom potential of silicon film as

$$\Psi_I(x, y = 0) = \sum_{m=1}^{\infty} \frac{Q_B^m \sin k_m x}{\epsilon_{si}} \left[1 - \frac{1}{\cosh k_m t_{si}} \right]$$

$$+ \sum_{n=1}^{\infty} \frac{1}{\sinh k_n^I L_g}$$




Fig. 4. The threshold voltage versus the gate length for different channel dopings.




Fig. 5. The threshold voltage versus the gate length for different silicon-film thicknesses.

$$\left[A_n^s \sinh k_n^I (L_g - x) + A_n^d \sinh k_n^I x\right]
+ \sum_{m=odd}^{\infty} \frac{4(V_{gs} - \phi_{bi})}{m\pi} \frac{\sin k_m x}{\cosh k_m t_{si}}
- \sum_{m=1}^{\infty} \frac{D_s^m}{\epsilon_{si}} \frac{\sin k_m x \sinh k_m t_{si}}{k_m \cosh k_m t_{si}}.$$
(10)

Note that computation of (10) is very fast for short gate-length devices; for example, only five terms in the Fourier series are needed for $0.3~\mu m$ device.

In order to verify the accuracy of the developed analytic model, the calculated results are compared with those computed by a 2-D numerical simulator [8]. Fig. 2 shows the calculated bottom potential as a function of the normalized




Fig. 6. The vertical potential distribution along depth-direction for $L_g=2.0$ and 0.3 $\mu \rm m$ with silicon film thickness as a parameter.

distance along the channel with the gate length as a normalization parameter for both long and short gate-length devices. It is clearly seen that good agreements between analytic model and 2-D numerical analysis are obtained for the gate length as short as 0.1 μm . As the gate length decreases, the minimum potential is elevated, hence the barrier is lowered. From Fig. 2, it can be seen that the drain-induced barrier lowering effect is much serious for short gate-length device. The channel barrier is substantially lowered by the applied drain bias for a short gate-length device, and the position of the minimum potential gradually shifts toward the source side. The doping level and the thickness of silicon film are chosen to turn the MESFET off for fully depleted MESFET operation. Note that the doping concentration in silicon film is considered to be uniform for simplicity.

B. Threshold Voltage

A conventional definition for the threshold voltage of a MESFET involves an abrupt transition between turn-on and turn-of operations. However, the drain current does not immediately decrease to zero for the gate bias below the threshold voltage but rather varies exponentially with the gate bias in the subthreshold region due to the formation of channel potential barrier. Fig. 3 shows the minimum bottom potential versus gate bias for different gate lengths. The discrepancies between comparisons at large gate bias indicate the turn-on operation of MESFET device, in which the analytic model for fully depleted operation is not valid. From the viewpoint of the potential barrier, we define the threshold voltage in terms of the channel barrier. From (10), the minimum bottom potential $\Psi_{\rm min}$ can be obtained by

$$\left| \frac{\partial \Psi(x, 0)}{\partial x} \right|_{x = x_{\min}} = 0 \tag{11}$$




Fig. 7. The threshold voltage versus the gate length for different drain biases.

where x_{\min} is the position of the minimum bottom potential and can be solved iteratively by

$$\sum_{m=1}^{\infty} \frac{Q_B^m}{\epsilon_{si}} \frac{\cos k_m x_{\min}}{k_m} \left[1 - \frac{1}{\cosh k_m t_{si}} \right]$$

$$+ \sum_{n=1}^{\infty} \frac{k_n^I}{\sinh k_n^I L_g}$$

$$\cdot \left[-A_n^s \cosh k_n^I (L_g - x_{\min}) + A_n^d \cosh k_n^I x_{\min} \right]$$

$$+ \sum_{m=odd}^{\infty} \frac{4(V_{gs} - \phi_{bi})}{L_g} \frac{\cos k_m x_{\min}}{\cosh k_m t_{si}}$$

$$- \sum_{m=1}^{\infty} \frac{D_s^m}{\epsilon_{si}} \frac{\cos k_m x_{\min} \sinh k_m t_{si}}{\cosh k_m t_{si}} = 0.$$

$$(12)$$

Therefore, the minimum bottom potential can be written as

$$\Psi_{\min} = \sum_{m=1}^{\infty} \frac{Q_B^m \sin k_m x_{\min}}{\epsilon_{si}} \left[1 - \frac{1}{\cosh k_m t_{si}} \right]$$

$$+ \sum_{n=1}^{\infty} \frac{1}{\sinh k_n^I L_g}$$

$$\cdot \left[A_n^s \sinh k_n^I (L_g - x_{\min}) + A_n^d \sinh k_n^I x_{\min} \right]$$

$$+ \sum_{m=odd}^{\infty} \frac{4(V_{gs} - \phi_{bi})}{m\pi} \frac{\sin k_m x_{\min}}{\cosh k_m t_{si}}$$

$$- \sum_{m=1}^{\infty} \frac{D_s^m}{\epsilon_{si}} \frac{\sin k_m x_{\min} \sinh k_m t_{si}}{k_m \cosh k_m t_{si}},$$

$$(13)$$

and the threshold-voltage is defined in terms of minimum channel barrier to be

$$\Psi_{\min} - V_{bi} = -0.3 \text{ V}.$$
 (14)

Fig. 4 shows the threshold voltages versus the gate length for SOI MESFET's with the channel doping as a parameter and $t_{si}=80$ nm, $t_{ob}=300$ nm. It is shown that the threshold voltage of MESFET's is decreased as the channel




Fig. 8. The threshold voltage versus the gate length for different substrate biases.

doping increases. The calculated results using 2-D numerical analysis are also shown for comparisons and good agreements are obtained for the gate length as short as 0.3 μ m. For even shorter devices, the threshold voltage becomes negative and the MESFET becomes the normally on device. For a fixed Schottky barrier height in a given gate metal, the channel doping is a key parameter for designing the threshold voltage and the drain current. Considering the voltage swing and lowpower application of normally off type MESFET's, the lower threshold-voltage is preferred. Another parameter controlling the threshold voltage is silicon film thickness. The calculated results for different film thicknesses from 100 nm to 40 nm are shown in Fig. 5, in which the channel doping and the oxide thickness remain the same. It is observed that device with thinner silicon film has smaller threshold shift, thus exhibiting smaller short gate-length effect. The vertical potential distribution at the channel center $(x = L_q/2)$ along the depth-direction with different silicon-film thicknesses is shown in Fig. 6 for $L_q = 2.0$ and 0.3 μ m. For thinner silicon film device, more voltage is dropped across the buried oxide, and the silicon bottom potential keeps low, thus the channel barrier is increased. The silicon film thickness effect can be evaluated by the "specified aspect ratio," t_{si}/L_q . The decrease of silicon film thickness effectively increases the gate-length, so the short gate length effect is suppressed substantially.

In addition to the device structure parameters, the bias condition can also be used to control the threshold voltage of a SOI MESFET device. Fig. 7 shows the drain bias effect on the threshold voltage. The threshold-voltage shift for $V_{ds}=2.0~\rm V$ is several times that for $V_{ds}=0~\rm V$. The detail of drain-induced barrier lowering has been interpreted previously. Fig. 8 shows the effects of substrate biases, in which the negative substrate bias suppresses the formation of channel conduction by pulling down the bottom potential. Comparing with the backgating effect of GaAs MESFET, the substrate bias of SOI MESFET

is a controllable parameter which helps the modulation of threshold voltage in addition to structure parameters and makes the design of SOI MESFET devices more flexible.

IV. CONCLUSIONS

The exact solution of 2-D Poisson's equation for fully depleted SOI MESFET devices has been derived by means of a two-zone Green's function solution method with the appropriate boundary conditions. The calculated results are compared with 2-D numerical analysis and good agreements are obtained. This indicates that the assumptions of constant source (drain) potential and linear potential at oxide edges are reasonable for thin-film SOI MESFET's and no additional assumptions are needed. Based on the accurate 2-D potential distribution model, the bottom potential of silicon film is derived to monitor the subthreshold behavior of SOI MESFET's and the threshold voltage is defined in terms of channel barrier. It is shown that the results of developed analytic threshold-voltage model match well with those of 2-D numerical analysis for wide ranges of device structure parameters and bias conditions. It is clearly shown that the thinner silicon film is preferred due to smaller short gatelength effect and the heavy channel doping can be used to obtain lower threshold voltage for low-power applications. Furthermore, the substrate bias is useful for controlling the threshold voltage, thus making the design of a thin-film SOI MESFET more flexible. This accurate analytic model gives a fast and clear physical insight and provides a powerful tool for deep-submicrometer SOI MESFET's design.

REFERENCES

- [1] C. A. Mead, "Schottky barrier gate field effect transistor," *Proc. IEEE*, vol. 54, p. 307, 1966.
- [2] W. W. Hooper and W. I. Lehrer, "An epitaxial GaAs field effect transistor," *Proc. IEEE*, vol. 55, p. 1237, 1967.
 [3] G. V. Ram and M. I. Elmasry, "On the scaling of Si-MESFET's," *IEEE*
- [3] G. V. Ram and M. I. Elmasry, "On the scaling of Si-MESFET's," IEEE Electron Device Lett., vol. EDL-1, p. 259, 1980.
- [4] G. Bert et al., "Femto Joule logic circuits using normally of GaAs MESFET," Electron Lett., vol. 13, p. 644, 1977.
 [5] J. Y. Guo and C. Y. Wu, "A new 2-D analytic threshold-voltage model
- [5] J. Y. Guo and C. Y. Wu, "A new 2-D analytic threshold-voltage model for fully depleted short-channel SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 40, p. 1653, 1993.
- Devices, vol. 40, p. 1653, 1993.
 [6] P. S. Lin and C. Y. Wu, "A new approach to analytically solving the two-dimensional Poisson's equation and its application in short-channel MOSFET modeling," *IEEE Trans. Electron Devices*, vol. ED-34, p. 1947, 1987.
- [7] ______, "A new two-dimensional model for the potential distribution of short gate length MESFET's and its applications," *IEEE Trans. Electron Devices*, vol. 39, p. 1928, 1992.
- [8] ______, "A new methodology for two-dimensional numerical simulation of semiconductor devices," *IEEE Trans. Computer-Aided Des.*, vol. 11, p. 1508, 1992.



Chin-Shan Hou (S'87) was born in Taipei, Taiwan. Republic of China, in 1965. She received the B.S. degree from the Department of Electronics Engineering, National Chiao-Tung University, Taiwan, in 1987. She is presently working toward the Ph.D. degree in the Institute of Electronics, National Chiao-Tung University.

Her current research interests are on simulation and modeling of ultra short thin-film SOI MES-FET's.



Ching-Yuan Wu (M'72) was born in Taiwan, Republic of China, on March 18, 1946. He received the B.S. degree from the Department of Electrical Engineering, National Taiwan University, Taiwan, Republic of China, in 1968, and the M.S. and Ph.D. degrees from the State University of New York at Stony Brook in 1970 and 1972, respectively.

During the 1972–1973 academic year, he was appointed as a Lecturer at the Department of Electrical Sciences, SUNY, Stony Brook. In the 1973–1975 academic years, he was a Visiting Associate Profes-

sor at National Chiao-Tung University (NCTU), Taiwan, Republic of China. In 1976, he became a Full Professor in the Department of Electronics and the Institute of Electronics, NCTU. At NCTU, he was the Director of Engineering Laboratories and Semiconductor Research Center from 1974 to 1980; the Director of the Institute of Electronics from 1978 to 1984; and the Dean, College of Engineering, from 1984 to 1990. He was a principal investigator of the National Electronics Mass Plan-Semiconductor Devices and Integrated-Circuit Technologies, from 1976 to 1979, and had been a Coordinator of the National Microelectronics Researches and High-Level Man-Power Education Committee, National Science Council, Republic of China, from 1982 to 1988. He has been the Research Consultant of the Electronics Research and Service Organization (ERSO), ITRI; a member of the Academic Review Committee, the Ministry of Education; and the chairman of the Technical Review Committee on Information and Microelectronics Technologies, the Ministry of Economic Affairs. His research activities have been in semiconductor device physics and modelings, Integrated-circuit designs and Technologies. His present research areas focus on the developments of efficient 2D and 3D simulators for deep-submicrometer semiconductor devices, design rules and optimization techniques for deep-submicrometer CMOS devices, and key technologies for deep-submicrometer CMOS devices. He has published over 180 papers in the semiconductor field and has served as a reviewer for international journals such as IEEE ELECTRON DEVICE LETTERS, IEEE TRANSACTIONS ON ELECTRON DEVICES, and Solid-State Electronics.

Dr. Wu is a member of the Honorary Editorial Advisory Board of Solid-State Electronics and is a board member of the Chinese Engineering Society. He received the Academic Research Award in Engineering from the Ministry of Education (MOE), in 1979, and the outstanding Scholar award from the Chinese Educational and Cultural Foundation in 1985. He received the outstanding research Professor Fellowship from the Ministry of Education and the National Science Council (NSC), Republic of China, from 1982 to 1995. He received the Distinguished Engineering Professor Medal Award from the Chinese Engineering Society in 1992.