

Size-Dependent Trapping Effect in Nano-Dot Non-Volatile Memory

C. Y. Tsai^a, C. H. Cheng^b, T. Y. Chang^a, K. Y. Chou^a, Albert Chin^{a,*} and F. S. Yeh^b

^a Dept. of Electronics Engineering & Institute of Electronics, National Chiao-Tung Univ., Hsinchu, Taiwan

^bDept. of Mechanical Eng., National Tsing-Hua Univ., Hsinchu, Taiwan
[*albert_achin@hotmail.com](mailto:albert_achin@hotmail.com)

We report a flash memory using deep traps nano-dot formed in ZrON charge trapping layers by As⁺ implantation to improve the device performance of MONOS CTF device. The TaN-[SiO₂-LaAlO₃]-[As⁺-implanted ZrON]-[LaAlO₃-SiO₂]-Si device shows a 6 nm ENT, a large initial memory window of 9.8 V, a 10-year extrapolated retention window of 3.6 V at 85°C, and an endurance window of 5.1 V after 10⁵ cycles under fast 100 μs and low ±16 V program/erase. The performance of As⁺-implanted ZrON is significantly better than that of stacked Si₃N₄/Ir-dot/HfON device with poor thickness scaling due to excess Ir metal dot.

Introduction

As listed in *International Technology Roadmap for Semiconductors* (1), the metal-oxide-nitride-oxide-Si (MONOS) charge-trapping flash (CTF) devices (1)-(15) have the high potential to replace the poly-Si floating-gate flash memory for future generation non-volatile memory (NVM) due to their discrete charge-trapping property and simple planar process. Nevertheless, the fundamental drawback of the CTF device is the distributed trap energy in Si₃N₄ (11) compared to the deep energy of 3.15 eV in poly-Si floating-gate memory, where charges stored in shallower traps may leak out and hence degrade the retention characteristics(12)-(15). Such degraded retention is one of the major challenges in highly scaled NVM device with fewer electrons (1). Although the retention can be improved by the increase of tunnel oxide thickness, the small electric field across tunnel oxide suffers from the long erase time (10~100 ms) and large P/E voltages, which are unacceptable for NVM devices. To improve the high temperature retention, the usage of deep-trapping metal-nitride trapping layer, with large conduction band offset (ΔE_C), is necessary (12)-(16). Significant improvement on retention has been realized in the CTF device with high- κ Al(Ga)N trapping layer (13). To lower the program/erase (P/E) voltages, the using higher- κ HfON trapping layer is required for CTF device (14)-(15). However, this HfON has a lower trapping efficiency than that of Si₃N₄ with a smaller memory window (14).

To further improve the memory window and retention, the double trapping-layer HfON-Si₃N₄ CTF was developed (15). However, dual trapping-layer HfON-Si₃N₄ also suffers a penalty in down-scaling limit of equivalent-nitride thickness (ENT) due to adding a lower- κ Si₃N₄. Recently, nano-dot memory using ion implantation to form deep levels in high- κ trapping layer has been proposed and offers good control ability on the distributed traps (17). Thus, we focused on size-dependent effect in nano-dot memory and also investigate the memory characteristics as shrinking the nano-dot size.

In this paper, both higher- κ deep- E_C ZrON and As^+ implantation are used to improve the CTF performance. With a 6 nm ENT trapping layer, a small As-dot, the device demonstrates an initial 5.5 V memory window and a good 3.6 V extrapolated 10-year retention window at 85°C, under a fast 100 μs and low ± 16 V P/E.

Experimental Procedure

The CTF with nano-dot devices were fabricated on standard 6-in p-type Si wafers. The double tunnel oxide layers of 2.8-nm-thick thermal SiO_2 was grown on Si substrates and 3.0-nm-thick $LaAlO_3$ was deposited by physical vapor deposition (PVD). Then the charge trapping layers of 20-nm-thick Si_3N_4 /Ir-dot/HfON and 30-nm-thick arsenic-implanted ZrON (As^+ -implanted ZrON) were performed by using high-temperature forming step and low-energy ion implantation, respectively. Sequentially, the 4.5-nm-thick $LaAlO_3$ and 8.0-nm-thick SiO_2 as double blocking layers were deposited by PVD and chemical vapor deposition (CVD) through Tetraethyl orthosilicate gas (TEOS, $Si(C_2H_5O)_4$), respectively. Finally, the 200-nm-thick TaN gate was deposited by PVD to form the CTF structure. After standard lithography and gate patterning by reactive ion etching (RIE), self-aligned 25 keV As^+ implantation at 5×10^{15} cm^{-2} dose was applied and followed by 900°C RTA to activate the dopant at source-drain region. The fabricated devices were characterized by P/E, cycling and retention measurements.

Result and Discussion

Fig. 1 shows schematic band diagram of the Si_3N_4 /Ir-dot/HfON and arsenic-implanted ZrON CTF devices. The double tunnel layers employing $LaAlO_3/SiO_2$ with thicker physical thickness allows fast P/E speeds, which can improve the memory characteristics of retention and endurance. The double blocking layers using high- κ $LaAlO_3$ and SiO_2 have the merit of lower voltage operation, which in turn improves the erase saturation due to the higher electric field across the tunnel oxide. Here the TEOS SiO_2 layer in double blocking layer has a large energy bandgap and small trap densities that are important to reach good retention characteristics at high temperatures. However, the high work-function metals including As (5.1 eV) and Ir (5.27 eV) are used to form metal dots in metal-oxynitride trapping layers, respectively, which may generate deep trapping levels and thereby obtain better trapping efficiency in a scaled ENT. The overall ENT was calculated from the $\kappa_{Si_3N_4}/\kappa_{trapping\ layer} \times t_{trapping\ layer}$, where the $\kappa_{Si_3N_4}$, $\kappa_{trapping\ layer}$ and $t_{trapping\ layer}$ are the dielectric constants of Si_3N_4 , high- κ trapping layer, and the thickness of high- κ trapping layer, respectively. However, the unconfined metal dot in or near trapping layers may affect the trapping efficiency due to process- or temperature-dependent size effect. To obtain uniform dot size and density, we investigate the size effect on control Si_3N_4 /Ir-dot/HfON with high-temperature annealed Ir dot and single-layer ZrON with low-energy As^+ implantation.

In Fig. 2(a), we compare C-V hysteresis of the Si_3N_4 /HfON CTF devices with and without Ir dot. A larger C-V hysteresis window of 8V is obtained in Ir-dot memory than that of control device under ± 14 V sweep, which is evidence of more electron trapping in Si_3N_4 /Ir-dot/HfON due to the formation of deep energy levels of Ir dots (~ 5.27 eV). However, the thick ENT of 10.5 nm and excess dot size shown in Fig. 2(b) imply that the size control of metal dot becomes more difficult as ENT downscaling continues. In Fig.3,

the C - V hysteresis of As^+ -implanted ZrON CTF device increases with applied voltage, indicating the good trapping property in As^+ -implanted ZrON with a reduced ENT of 6 nm. Also, even larger C - V hysteresis window of 9.8 V is obtained under ± 16 V sweep. The scaled 6 nm ENT in As^+ -implanted ZrON is because of small-size As dot formation via low-energy implantation, but high-temperature annealing such as control Ir dot. All the frequency-dependent C - V measurements were performed in the range of 10 to 700 kHz (not shown). The measured results present that the flatband voltage shift (ΔV_{FB}) is independent to the different frequencies (small frequency dispersion). Thus, the hysteresis memory window should be due to the trapping effect in As^+ -implanted ZrON trapping layer rather than the interface states between tunnel oxide and Si.

The program and erase behaviors are important for device switching, which can be dominated by the Fowler-Nordheim (FN) tunneling mechanism through thin tunneling oxide. Thinning tunneling oxide allows low P/E voltages and fast P/E speeds, but compromises with charge retention. Fortunately, both good retention and low voltage operation can be achieved using high- κ based tunneling layer. The Figs. 4(a) and 4(b) show the P/E characteristics at various P/E times for the $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ and As^+ -implanted ZrON CTF devices, respectively. We can found that the V_{th} increases with increasing time. The large ΔV_{th} memory windows of 5.3 V and 5.5 V are obtained at ± 16 V and fast 100 μs P/E for the $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ and As^+ -implanted ZrON CTF devices, respectively. The large memory window with the increase of switched speed in $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ CTF memory is clearly contributed by Ir dot in HfON, but the dot uniformity is still a concern. The fast 100 μs P/E speed can be ascribed to the large conduction and valance band discontinuity (ΔE_C and ΔE_V) in LaAlO_3 and SiO_2 for easier tunneling during program and erase.

Data retention is one of the most important parameters for NVM device. Fig. 5(a) shows the retention characteristics of the $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ CTF devices at 25 °C. Under ± 16 V and 100 μs P/E, the charge retention for Ir-dot memory is poor since the large dot size would lead to weaker quantum confinement. To improve the degraded retention caused by dot-size effect, we employ higher- κ As^+ -implanted ZrON ($\kappa \sim 35$) (18) with small-size and uniform As-dot to improve retention characteristic. The retention characteristics at 25°C and 85°C of As^+ -implanted ZrON are shown in Fig. 5(b). Under ± 16 V and 100 μs P/E, the As^+ -implanted ZrON devices have a large extrapolated 10-year memory window of of 4.1 V and 3.6 V at 25 and 85°C, respectively, suggesting the higher electron trap density in ZrON with small As-dot. The large extrapolated 10-year memory window of the As^+ -implanted ZrON CTF devices is much better than that of the $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ CTF. It is conceivable that the good confined barrier of double LaAlO_3 - SiO_2 layer and higher trap density in the As^+ -implanted ZrON retain better charge retention ability. The large 10-year retention window with a small 6-nm-ENT trapping layer allows multi-level cells (MLC) storage even at 85°C. As shown in Fig. 6, the excellent 5.1V endurance window was measured after 10^5 cycles under a fast 100 μs speed and low P/E voltages of ± 16 V. The excellent 10^5 cycling is vital to allow further endurance improvement in highly scaled CTF device with fewer electrons. Such good endurance is due to the fast 100 μs P/E speed and the existing ΔE_C and ΔE_V for easy tunneling that lead to less stress to LaAlO_3 - SiO_2 tunnel oxide.

Table 1 summarizes and compares the memory device characteristics with published data in the literature (5)-(7), (13)-(15). The As⁺-implanted ZrON CTF device compares well with other devices, with additional merits of larger memory window, good 85°C retention, the largest 10⁵ endurance window, and fast 100 μs P/E speed.

Conclusion

In summary, the size-dependent trapping effect in nano-dot CTF has been investigated. The better trapping efficiency in As⁺-implanted ZrON can be partly attributed to the improved dot size, which is very critical for both ensuring good retention characteristic and providing the feasibility of scaling the ENT.

Acknowledgments

The authors would like to thank the support from National Science Council of Taiwan.

TABLE I. Comparison of important memory device characteristics for the As⁺-implanted ZrON CTF devices (this work) and other MONOS devices.

	P/E condition for retention & cycling	Initial ΔV_{th} (V)	ΔV_{th} (V) for 10-year retention @ 85°C	ΔV_{th} (V) @Cycles
This Work (As-implanted ZrON)	16V 100μs/ -16V 100μs	5.5	3.6	5.1@10⁵
This Work (Si ₃ N ₄ /Ir-dot/HfON)	16 100μs/ -16V 100μs	5.3	-	-
TANOS SiO ₂ /Si ₃ N ₄ / Al ₂ O ₃ /TaN (5)	13.5V 100 μ s/ -13V 10ms	4.4	2.07	4@10 ⁵
SiO ₂ /Si ₃ N ₄ /SiO ₂ (6)	13V 10 μ s/ -12V 1ms	4.5	2.4	3.5@10 ⁴
SiO ₂ /Si ₃ N ₄ /SiO ₂ (7)	11.5V 3ms/ -11.5V 100ms	1.2	1.1 (@25°C)	1.5@10 ⁴
SiO ₂ /AlGaIn/ AlLaO ₃ /TaN (13)	11V100 μ s/ -11V 100 μ s	3.0	1.6	2.3@10 ⁵
SiO ₂ /HfON/ AlHfO/TaN (14)	8V 100 μ s/ -8V 100 μ s	2.5	1.45	2.1@10 ⁵
SiO ₂ /LaAlO ₃ /HfON/Si ₃ N ₄ /LaAlO ₃ /TaN (15)	16V 100 μ s/ -16V 100 μ s	5.6	4.1	4.9@10 ⁵

References

1. The International Technology Roadmap for Semiconductors (ITRS), [Online]. Available: www.itrs.net (2009).
2. S.-I. Minami and Y. Kamigaki, *IEEE Trans. Electron Devices*, **40**, pp. 2011–2017 (1993).
3. M. H. White, Y. Yang, A. Purwar, and M. L. French, *IEEE Trans. Compon., Packag., Manufact. Technol. A*, **20**, pp. 190–195 (1997)
4. M. She, H. Takeuchi, and T.-J. King, in *Proc. IEEE Nonvolatile Semi. Memory Workshop*, pp. 53–55 (2003).
5. C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, in *IEDM Tech. Dig.*, pp. 613-616 (2003).
6. C. W. Oh, S. D. Suk, Y. K. Lee, S. K. Sung, J.-D. Choe, S.-Y. Lee, D. U. Choi, K. H. Yeo, M. S. Kim, S.-M. Kim, M. Li, S. H. Kim, E.-J. Yoon, D.-W. Kim, D. Park, K. Kim, and B.-I. Ryu, in *IEDM Tech. Dig.*, pp. 893-896 (2004).
7. M. Specht, R. Kommling, L. Dreeskornfeld, W. Weber, F. Hofmann, D. Alvarez, J. Kretz, R.J. Luyken, W. Rosner, H. Reisinger, E. Landgraf, T. Schulz, J. Hartwich, M. Stadelde, V. Klandievski, E. Hartmann, and L. Risch, in *Symp. on VLSI Tech. Dig.*, pp. 244-245 (2004).
8. X. Wang, J. Liu, W. Bai, and D.-L. Kwong, *IEEE Trans. Electron Devices*, **51**, pp. 597-602 (2004).
9. Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, in *IEDM Tech. Dig.*, pp. 889-892 (2004).
10. X. Wang and D.-L. Kwong, *IEEE Trans. Electron Devices*, **53**, pp. 78-82 (2006).
11. S. H. Gu, T. Wang, W. P. Lu, Y. H. Ku, and C. Y. Lu, *Appl. Phys. Lett.*, **89**, pp. 163514-163516 (2006).

12. C. H. Lai, Albert Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi, and P. Wu, in *Symp. on VLSI Tech. Dig.*, pp. 210-211 (2005).
13. Albert Chin, C. C. Laio, K. C. Chiang, D. S. Yu, W. J. Yoo, G. S. Samudra, S. P. McAlister, and C. C. Chi, in *IEDM Tech. Dig.*, pp. 165-168 (2005).
14. C. H. Lai, Albert Chin, H. L. Kao, K. M. Chen, M. Hong, J. Kwo, and C. C. Chi, in *Symp. on VLSI Tech. Dig.*, pp. 54-55 (2006).
15. S. H. Lin, Albert Chin, F. S. Yeh, and S. P. McAlister, in *IEDM Tech. Dig.*, pp. 843-846 (2008).
16. C. H. Cheng, Albert Chin and F. S. Yeh, in *IEDM Tech. Dig.*, pp.448-451 (2010).
17. M. C. Kim, S. H. Hong, H. R. Kim, S. Kim, S.-H. Choi, R. G. Elliman, and S. P. Russo, *Appl. Phys. Lett.*, **94**, pp. 112110-112112 (2009).
18. C. Y. Tsai, K. C. Chiang, S. H. Lin, K. C. Hsu, C. C. Chi, and Albert Chin, *IEEE Electron Device Lett.* **31**, pp. 749-751 (2010).






Figure 1. Schematic energy band diagram of the Si₃N₄/Ir-dot/HfON and As⁺-implanted ZrON CTF devices.



(a)



(b)

Figure 2. (a) $C-V$ hysteresis and (b) cross-sectional TEM image of the $\text{Si}_3\text{N}_4/\text{HfON}$ CT Flash devices with and without Ir-dot.






Figure 3. C - V hysteresis of As⁺-implanted ZrON memory devices.




(a)




(b)

Figure 4. V_{th} -P/E characteristics of (a) Si_3N_4 /Ir-dot/HfON CT Flash devices and (b) As^+ -implanted ZrON CT Flash devices for different times.



(a)



(b)

Figure 5. Retention characteristics of (a) $\text{Si}_3\text{N}_4/\text{Ir-dot}/\text{HfON}$ CT Flash devices and (b) As^+ -implanted ZrON CT Flash devices at 25°C and 85°C .




Figure 6. Endurance characteristics of As⁺-implanted ZrON MONOS NVM devices.