Time-Multiplexing Current Balance Interleaved Current-Mode Boost DC-DC Converter for Alleviating the Effects of Right-half-plane Zero

Yean-Kuo Luo, Yi-Ping Su, Yu-Ping Huang, Yu-Huei Lee, *Student Member, IEEE*, Ke-Horng Chen, *Senior Member, IEEE*, and Wei-Chou Hsu, *Member, IEEE*

Abstract—In the present study, a time-multiplexing current balance (TMCB) current-mode boost converter is proposed to improve the transient performance. Generally, the crossover frequency of a conventional boost converter is limited to half or less than the righthalf-plane (RHP) zero to ensure the system stability. The transient performance of a conventional boost converter is degraded due to its limited bandwidth. The proposed TMCB boost converter extends its bandwidth and moves the RHP zero to a higher frequency to improve the transient performance using two inductors in one channel. Besides, the small signal model of dual phase system which considers cross-couple effect and offset correction is presented. The proposed converter requires an extra inductor and a slight increase in the size of the printed circuit board layout and die size. Using time multiplexing, two inductors were operated in an interleaved phase at a switching frequency of 5 MHz rather than a single inductor system operated at a switching of 10 MHz for the same ripple required. Experimental results show that the TMCB technique is effective in correcting the mismatch in the current of the inductors even if the difference between the inductors is large. Furthermore, the proposed converter can improve the settling time from 52 to 22 μ s due to an extended bandwidth.

Index Terms—Boost converter, dc–dc power converter, dual inductor single output boost converter, right-half-plane (RHP) zero, time-multiplexing current balance (TMCB).

I. INTRODUCTION

N recent years, various dc–dc converters, such as the buck, boost, and buck–boost converters, among others, have been used in power systems due to their high efficiency and ease of control. The boost converter, as shown in Fig. 1(a), is a commonly used converter used to convert a low input voltage to

Manuscript received November 29, 2011; revised January 16, 2012; accepted February 15, 2012. Date of current version May 15, 2012. This work was supported by the National Science Council, Taiwan, under Grant NSC 100-2220-E-009-050 and Grant NSC 100-2220-E-009-055. Recommended for publication by Associate Editor Paolo Mattavelli.

Y.-K. Luo is with the Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu 30041, Taiwan, and also with the Institute of Microelectronics, National Cheng Kung University, Tainan 70401, Taiwan (e-mail: yklou@aatech.com.tw).

Y.-P. Su, Y.-P. Huang, Y.-H. Lee, and K.-H. Chen are with the Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu 30041, Taiwan (e-mail: k81369@yahoo.com.tw; kupmoon@ gmail.com; khchen@cn.nctu.edu.tw).

W.-C. Hsu is with the Institute of Microelectronics, National Cheng Kung University, Tainan 70401, Taiwan (e-mail: wchsu@eembox.ee.ncku.edu.tw).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2012.2188842



Fig. 1. (a) Conventional current-mode boost converter. (b) Proposed TMCB interleaved current-mode boost converter.

a higher output voltage. Especially for harvesting systems, such a low input voltage must be boosted to a higher voltage level for driving a complex next-stage.

In theory, the maximum bandwidth of a boost converter can be set to 1/10th or 1/15th of the switching frequency to obtain the best transient performance and stability [1]. However, when the output load, duty ratio, and inductor value are increased, the right-half-plane (RHP) zero moves toward low frequencies, and thus toward the crossover frequency ω_T . The phase margin (PM) and the system stability are greatly influenced by the lowfrequency RHP zero given by

$$\omega_{z(\text{RHP})} = \frac{D^{\prime 2}R}{L}, \text{where } D^{\prime} = 1 - D, R = \frac{V_{\text{out}}}{I_{\text{load}}} \quad (1)$$

where V_{out} is the output voltage, I_{load} is the output load current, R is the output load resistance, and D is the duty cycle of the pulsewidth modulation control.

A number of studies have been made on eliminating or reducing the effects of the RHP zero [2]–[8]. Cho *et al.* [2] presented a method to eliminate the RHP zero by selecting the passive component value and satisfying the equation as follows:

$$R_C \cdot C > \frac{L}{R \cdot (1-D)} \tag{2}$$

where R_C is the equivalent series resistance (ESR) of the output capacitance, *C* is the output capacitance, *D* is the duty cycle, *L* is the inductor, and R is the output load resistance.

The method was achieved using a large output capacitance with a very high ESR value.

Tristate and pseudo conduction current mode controls have been proposed to remove the RHP zero at the cost of an extra one power switch between the input and output nodes [3], [4]. A low switching frequency control [5] has been proposed to eliminate the RHP zero using a low switching frequency. The adaptive voltage position technique and modified hysteretic current control have also been recommended to reduce the RHP zero effect and improve the transient response [6], [7].

The present study proposes an interleaved method with the time-multiplexing current balance (TMCB), as shown in Fig. 1(b), to move the RHP zero to higher frequencies compared with a conventional boost converter, as shown in Fig. 1(a). Although similar dual phase systems used voltage mode control have been proposed in [9], [10]. Those works focused on the high-power or high-current density application and the advantage of high speed is ignored. In addition, those models were presented based on the voltage mode control rather than the current mode control method. The value of the inductor can become half of that of the conventional design due to the interleaved operation of the preposed converter. Thus, the RHP zero can be moved to a higher frequency twice than that of the conventional design (see Fig. 2). Hence, the system bandwidth can be extended from ω_T to ω_T' in order to achieve a fast transient response. The hardware overhead can be reduced using the proposed TMCB technique without sacrificing the performance of the current balance because the TMCB technique needs only one error amplifier similar to the conventional design. The output voltage ripple is guaranteed to be smaller than that of the conventional design if the current balance correctly works on the closed-loop.

Many works have presented the small-signal behavior of a switching converter [11]–[21]. Some studies and their related works have presented the voltage-mode interleaved buck converter or boost converter [22]–[28]. In the current research, an analytic model of the current-mode interleaved boost converter with an average current balance is presented for system stability analysis.

The organization of this study is as follows. The interleaved operation with the TMCB technique is shown in Section II. The small-signal model and system stability analysis are presented in Section III. The circuit implementation is described in Section IV. The experimental results are shown in Section V. Finally, a conclusion is drawn in Section VI.



Fig. 2. (a) Extended bandwidth of the proposed boost converter when the RHP zero is moved to higher frequencies. (b) Type II compensator.



Fig. 3. Determination of the duty cycle in the TMCB technique.

II. OPERATION OF THE INTERLEAVED BOOST CONVERTER WITH THE TMCB

The proposed interleaved boost converter needs two inductors L_1 and L_2 to move the RHP zero to higher frequencies. In addition, two Schottky diodes D_1 and D_2 are necessary for the simple implementation of asynchronous rectifiers. Phase I is the operation period of the master channel composed of L_1 , D_1 , and a power MOSFET M_{N1} . Phase II is the operation period of the slave channel composed of L_2 , D_2 , and a power MOSFET M_{N2} . It was difficult to ensure the perfect matching between the two phases, and thus the current balance was worth. The TMCB technique was proposed to guarantee the current balance between the two phases. In the converter, a simple on-chip clock generator was built to provide a single clock without the synchronous issue between the two phases.

Similar to the conventional architecture, the duty cycle is determined using the comparison of the ramp signal V_{Ramp} and



Fig. 4. If the driving current in phase I is larger than that in phase II, the TMCB technique adjusts the ramp slope of the phase II to increase the driving current in phase II when the operation is opposite in (a) and (b).



Fig. 5. Output ripple of the conventional boost converter: (a) when the duty cycle is less than 50%, (b) when the duty cycle is greater than 50%.

the error signal $V_{\rm EAO}$. The two phases share an error amplifier and a comparator. With a reduced hardware overhead, the dualphase converter with a good current balance can achieve a fast transient response without being greatly affected by the RHP zero.



Fig. 6. Output ripple of the proposed boost converter: (a) when the duty cycle is less than 50%, (b) when the duty cycle is greater than 50%.

A. Compensation Design for Extending the Bandwidth

Fig. 2 shows the comparison of the bandwidth between the conventional and proposed converters. Usually, a Type II compensator is used to make the closed-loop transfer function sharp enough and ensure high low-frequency gain and adequate PM in a conventional current-mode boost converter. In the proposed converter, the compensation pole ω_{P1} at the origin substitutes the system pole, ω_{PS} (i.e., $2/RC_L$) as the dominant pole. The new compensator for the proposed interleaved design with the TMCB technique is designed to have a maximum ω'_T because the RHP zero ω'_{RHPZ} is located at high frequencies. Thus, a higher compensation pole and zero, ω'_{Z1} and ω'_{p2} , respectively, can be achieved because the interleaved method uses a small inductor.

B. Operation of the Proposed TMCB Technique for Current Balance

The transient response time can be improved by a higher crossover frequency. However, the current balance is another design issue that needs to be solved to ensure a fast transient response without having subharmonic oscillation or longer settling time problems. The subharmonic oscillation is due to the sampling effect if the unity gain frequency of the current balance loop approaches one-tenth of the switching frequency [18], [20], [21], [29]. Besides, the longer setting time problem is caused by low bandwidth or slow response current balance loop. The offset current between the two phases, still results in the slave channel, affects the master channel even if the output voltage achieves its regulated value while the transient load is mainly supported by the master channel. The phenomena



Fig. 7. Steady state analysis of the proposed converter in (a) state 1, (b) state 2 and state 4, and (c) state 3. (d) Duty ratio of the proposed converter.



Fig. 8. Simplified power stage model of the proposed converter when the duty cycles are equal for each channel.



Fig. 9. Equivalent power stage model of the proposed converter if the duty cycle is not equivalent in each channel.

are simulated and presented in Section III. In Fig. 3, the proposed TMCB technique uses a clock with the time-multiplexing idea to modulate the duty cycles of the two phases. This is based on the main concept that there are two interleaved ramps generated by the TMCB technique, as shown in Fig. 3.

The mismatches between the two phases can lead to an enormously unbalanced current distribution. Thus, the current balance circuit is demanded to compensate the mismatches for inductor current unbalancing [10]. The proposed TMCB technique was used to adjust the ramp slope for the current balance in dual-phase operation, as shown in Fig. 4.

As can be seen in Fig. 4(b), the current in phase I is larger than that in phase II. The decrease in ramp voltage can enlarge



Fig. 10. Block diagram for the proposed interleaved current mode boost converter.

the duty cycle and increase the current driving capability. On the contrary, the increase in ramp slope can lead to a smaller duty cycle and decrease the current driving capability. Therefore, the current balance can be achieved by comparing the voltage of the modified ramps with the same error signal.

 TABLE I

 TRANSFER FUNCTIONS OF THE PROPOSED CONVERTER

$G_{\nu d}^{(1)}$ (duty-to-output of master channel)	$G_{vd}^{(1)} = \frac{\hat{v}_{out}}{\hat{d}_1} = \frac{V_{out}}{D^*} \cdot \frac{(sR_CC_L + 1)\left(1 - \frac{sL_1}{D^{*2} \cdot 2R}\right)}{s^2 \frac{L_1C_L(2R + R_C)}{D^{*2} \cdot 2R} + s\left(\frac{L_1}{D^{*2} \cdot 2R} + R_CC_L\right) + 1}$	
$G_{vd}^{(2)}$ (duty-to-output transfer function of slave channel)	$G_{vd}^{(2)} = \frac{\hat{v}_{out}}{\hat{d}_2} = \frac{V_{out}}{D'} \cdot \frac{(sR_CC_L + 1)\left(1 - \frac{sL_2}{D'^2 \cdot 2R}\right)}{s^2 \frac{L_2C_L(2R + R_C)}{D'^2 \cdot 2R} + s\left(\frac{L_2}{D'^2 \cdot 2R} + R_CC_L\right) + 1}$	
$G_{id}^{(1)}$ (duty-to-inductor- current transfer function of the master channel)	$G_{id}^{(1)} = \frac{\hat{i}_{L1}}{\hat{d}_1} = \frac{V_{out}}{D'^2 R} \cdot \frac{(1 + s(R + R_C)C_L)}{s^2 \frac{L_1 C_L (2R + R_C)}{D'^2 \cdot 2R} + s \left(\frac{L_1}{D'^2 \cdot 2R} + R_C C_L\right) + 1}$	
$G_{id}^{(2)}$ (duty-to-inductor- current transfer function of the slave channel)	$G_{id}^{(2)} = \frac{\hat{i}_{L2}}{\hat{d}_2} = \frac{V_{out}}{D^{12} R} \cdot \frac{(1 + s(R + R_c)C_L)}{s^2 \frac{L_2 C_L (2R + R_c)}{D^{12} \cdot 2R} + s\left(\frac{L_2}{D^{12} \cdot 2R} + R_c C_L\right) + 1}$	
$G_{idx}^{(1)}$ (duty-to-other- inductor-current)	$G_{idt}^{(1)} = \frac{\hat{i}_{L2}}{\hat{d}_1} = \frac{V_{out}}{D^{1^2} \cdot 2R} \cdot \frac{s^2 \frac{L_1 C \cdot R_C}{D^{1^2} \cdot 2R} + s \left(\frac{L_1}{D^{1^2} \cdot 2R} - R_C C\right) - 1}{\left[s^2 \frac{L_1 C (2R + R_C)}{D^{1^2} \cdot 2R} + s \left(\frac{L_1}{D^{1^2} \cdot 2R} + R_C C\right) + 1\right]}$	
$G_{idx}^{(2)}$ (duty-to-other-inductor-current)	$G_{idt}^{(2)} = \frac{\hat{i}_{L1}}{\hat{d}_2} = \frac{V_{out}}{D^{12} \cdot 2R} \cdot \frac{s^2 \frac{L_2 C \cdot R_C}{D^{12} \cdot 2R} + s \left(\frac{L_2}{D^{12} \cdot 2R} - R_C C\right) - 1}{\left[s^2 \frac{L_2 C (2R + R_C)}{D^{12} \cdot 2R} + s \left(\frac{L_2}{D^{12} \cdot 2R} + R_C C\right) + 1\right]}$	

 TABLE II

 Feed-Forward Gain and Relative Parameters of the Proposed Converter

Master channel	Input voltage-to-duty cycle feed-forward gain $F_g^{(1)}$	$F_{g}^{(1)} = \frac{(2D-1) \cdot T_{s}}{2L_{1}}$
	Output voltage-to-duty cycle feed- forward gain $F_v^{(1)}$	$F_{v}^{(1)} = (\frac{D'^{2}}{2L_{1}}) \cdot T_{s}$
	Modulation gain $F_m^{(1)}$	$F_{m}^{(1)} = \frac{1}{(M_{c}) \cdot T_{s}}$
Slave channel	Input voltage-to-duty cycle feed-forward gain $F_g^{(2)}$	$F_{g}^{(2)} = (\frac{D}{2L_{1}} - \frac{D'}{2L_{2}}) \cdot T_{s}$
	Output voltage-to-duty cycle feed-forward gain $F_v^{(2)}$	$F_{v}^{(2)} = \left(\frac{D^{\prime 2}}{2L_{2}}\right) \cdot T_{s}$
	Modulation gain $F_m^{(2)}$	$F_{m}^{(2)} = \frac{1}{\left(M_{C} + \frac{M_{1A}}{2} + \frac{M_{2A}}{2}\right) \cdot T_{s}}$
	Pseudo average current modification term I_{bal}	$I_{bal} = \frac{(M_{1A} - M_{2a}) \cdot DT_s}{2}$
Parameters	Inductor current (I_{LI}) slope during charge phase of the M_{IA}	$M_{_{1A}}=\frac{V_{_{in}}}{L_{_1}}$
	Inductor current (I_{L2}) slope during charge slope of the M_{2A}	$M_{_{2A}}=\frac{V_{_{ln}}}{L_{_2}}$
	Artificial ramp slope of the M_C	$k \cdot M_{2A}, \ k > \frac{1}{2}$

C. Output Ripple Consideration

Low output ripple of dual-phase system is another advantage than single inductor system. Fig. 5 shows the output ripple of the conventional boost converter. The ripple voltage V_{RIPPLE} contains the ripple from the ESR at the output capacitor V_{RIPPLE1} as well as the ripple V_{RIPPLE2} from the charging/discharging of the output capacitor. Fig. 5(a) and (b) shows the output ripple when the duty was less than 50% and greater than 50%, respectively. The output V_{RIPPLE} contains the V_{RIPPLE1} regardless of the duty. Fig. 6 shows the output ripple of the proposed converter. The diode current $(I_{D1}+I_{D2})$ was continuous when the duty was less than 50%, as shown in Fig. 6(a). Due to the continuous diode current, the output ripple can be reduced to V_{RIPPLE2} during the charge/discharge phase compared with the conventional boost converter. Although the diode current $(I_{D1}+I_{D2})$ was not continuous when the duty was greater than 50%, the output ripple of the proposed converter was still smaller than that of the conventional converter because the average inductor



Fig. 11. Relationship between i_{L1} , i_{L2} , and V_{EAO} of the proposed converter.

current, as shown in Fig. 6(b), was half of that of the conventional converter. In addition, the discharge period $T_{\text{DISCHARGE}}$, of the output capacitance was shorter than that shown in Fig. 5(b).

III. SMALL SIGNAL MODEL

A. Simple Power Stage Model

From Fig. 1(a), the operation of the proposed converter can be classified into four states, as shown in Fig. 7. In state 1, as shown in Fig. 7 (a), the power switch M_{N1} is ON with the increasing inductor current I_{L1} . On the other hand, the power switch M_{N2} is OFF when the inductor current I_{L2} ramps down to charge the output capacitor C_L .

In state 2, as shown in Fig. 7(b), M_{N1} and M_{N2} are OFF and the inductor currents I_{L1} and I_{L2} ramp down to charge C_L . In state 3, as shown in Fig. 7(c), M_{N1} is OFF and inductor current I_{L1} ramps down to charge C_L . M_{N2} is ON, I_{L2} is increased. The status of state 4 is similar to that of state 2.

From the four states mentioned earlier, the state space equation can be separately established as

$$\dot{x}(t) = A_n x(t) + B_n u(t) \tag{3}$$

where x(t) is the state vector and expressed as $\begin{bmatrix} i_{L1} & i_{L2} & V_{out} \end{bmatrix}$, u(t) is the input vector defined as $V_{in}(t)$, and *n* is the state.

The on-resistance r_1 and r_2 of power switches M_{N1} and M_{N2} are assumed to be identical to r_a , which is the ESR of the output capacitor, and on-resistance of diodes D_1 and D_2 are neglected in this case.

The node equation in state 1 can be expressed in the matrix form as follows:

$$\begin{bmatrix} \dot{i}_{L1} \\ \dot{i}_{L2} \\ \dot{V}_{out} \end{bmatrix} = \begin{bmatrix} -\frac{r_1}{L_1} & 0 & 0 \\ 0 & 0 & -\frac{1}{L_2} \\ 0 & \frac{1}{C_L} & -\frac{1}{RC_L} \end{bmatrix} \begin{bmatrix} \dot{i}_{L1} \\ \dot{i}_{L2} \\ V_{out} \end{bmatrix} + \begin{bmatrix} \frac{1}{L_1} & \frac{1}{L_2} & 0 \end{bmatrix} [V_{in}]$$

The matrixes in states 2–4 can also be expressed in similar forms as follows:

$$A_2 = A_4 = \begin{bmatrix} 0 & 0 & -\frac{1}{L_1} \\ 0 & 0 & -\frac{1}{L_2} \\ \frac{1}{C_L} & \frac{1}{C_L} & -\frac{1}{RC_L} \end{bmatrix},$$

$$A_{3} = \begin{bmatrix} 0 & 0 & -\frac{1}{L_{1}} \\ 0 & -\frac{r_{2}}{L_{2}} & 0 \\ \frac{1}{C_{L}} & 0 & -\frac{1}{RC_{L}} \end{bmatrix}, \text{ and}$$
$$B_{1} = B_{2} = B_{3} = B_{4} = \begin{bmatrix} \frac{1}{L_{1}} & \frac{1}{L_{2}} & 0 \end{bmatrix}$$

For simplification, it was assumed that the duty ratios D_1 and D_3 in Fig. 7(d) have the same values in steady state. Hence, (4)–(6) can be derived as follows:

$$D_1 = D_3 = D \tag{4}$$

where

$$D' = (1 - D) = (D_2 + D_3 + D_4) = \frac{V_{\text{out}}}{V_{\text{in}}}$$
(5)

and

$$D_1 + D_2 + D_3 + D_4 = 1. (6)$$

According to the state-space averaged theory and ignoring the second-order nonlinear term, a linearized ac model can be obtained as follows:

$$\hat{x}(t) = A\hat{x}(t) + B\hat{u}(t) + \{(A_d)X + (B_d)U\}\hat{d}(t)$$
(7)

where A is equal to $(D_1 \cdot A_1 + D_2 \cdot A_2 + D_3 \cdot A_3 + D_4 \cdot A_4)$, A_d is equal to $(A_1 + A_3 - A_2 - A_4)$, B is equal to $(D_1 \cdot B_1 + D_2 \cdot B_2 + D_3 \cdot B_3 + D_4 \cdot B_4)$, and B_d is equal to $(B_1 + B_3 - B_2 - B_4)$.

The matrixes are expressed as follows:

$$A = \begin{bmatrix} 0 & 0 \\ 0 & 0 \\ \frac{(D_2 + D_3 + D_4)}{C_L} & \frac{(D_1 + D_2 + D_4)}{C_L} \\ & -\frac{(D_2 + D_3 + D_4)}{L_1} \\ -\frac{(D_1 + D_2 + D_4)}{L_2} \\ -\frac{(D_1 + D_2 + D_3 + D_4)}{RC_L} \end{bmatrix}$$
$$B = \begin{bmatrix} \frac{1}{L_1} & \frac{1}{L_2} & 0 \end{bmatrix},$$
$$A_d = \begin{bmatrix} 0 & 0 & \frac{1}{L_1} \\ 0 & 0 & \frac{1}{L_2} \\ -\frac{1}{C_L} & -\frac{1}{C_L} & 0 \end{bmatrix}, \text{ and } B_d = 0.$$

In the scalar form, the vectors in (7) can be expressed as follows:

$$L_1 \frac{d\hat{i}_{L1}(t)}{dt} = \hat{V}_{\rm in}(t) - D'\hat{V}_{\rm out}(t) + (V_{\rm out})\hat{d}(t)$$
(8)

$$L_2 \frac{\hat{di}_{L2}(t)}{dt} = \hat{V}_{\rm in}(t) - D' \hat{V}_{\rm out}(t) + (V_{\rm out})\hat{d}(t)$$
(9)



Fig. 12. (a) Bode plot of the master channel. (b) Bode plot of the slave channel. (c) Bode plots of the conventional and the proposed converter.

$$C_L \frac{d\hat{V}_{\text{out}}(t)}{dt} = D' \left[\hat{i}_{L1}(t) + \hat{i}_{L2}(t) \right] - \frac{\hat{V}_{\text{out}}(t)}{R} - (I_{L1} + I_{L2})\hat{d}(t).$$
(10)

Consequently, the equivalent circuit model can be constructed, as shown in Fig. 8. $V_{in} + \hat{v}_{in}$ is the input voltage with the per-

turbation, L_1 and L_2 are the inductor values, $V_{\text{out}} + \hat{v}_{\text{out}}$ is the output voltage with the perturbation, I_{L1} and I_{L2} are the dc inductor currents, D is the duty cycle in steady state, R is the equivalent loading resistance, and C_L is the output capacitance.

Using the simplified power stage model, the RHP zero can be derived as (11), and the effective inductor value is reduced to half of the original value. The effective inductor value is



Fig. 13. Simulation waveforms of the single channel converter and the proposed interleaved converter.

TABLE III Design Parameters and Simulation Conditions

Input voltage	3.1 V
Output voltage	5 V
Inductor (L_a/L_b)	0.47 μH /0.47 μH
Output capacitors (C_1)	10 µF
Switching frequency	5 MHz
ESR of output capacitor	10 mΩ
Loading current	400 mA

different from the result, which is equal to one, obtained by Xu *et al.* [10]. In addition, the RHP zero in the interleaved converter is half of that in the conventional single inductor boost converter

$$\omega_{Z(\text{RHP})} = \frac{D^2 R}{L_1 / L_2}.$$
(11)

B. Power Stage Model With Unequal Duty Cycle

If the duty cycles are not equal in each channel, the equivalent power stage model is modified, as shown in Fig. 9. The parameter definitions \hat{d}_1 and \hat{d}_2 are the perturbations for each channel, Z_L is the impedance seen at the output node, and the rest parameters are defined as previously discussed.

According to the equivalent power stage model, the individual duty-to-output transfer function $G_{\rm vd}$ and the duty-to-inductorcurrent transfer function $G_{\rm id}$ can be derived. Furthermore, the cross-couple term of the duty-to-other-inductor-current transfer function $G_{\rm idx}^{(1)}$ implies how the duty of the master channel d_1 affects the slave channel inductor current i_{L2} . On the other hand, the cross-couple term of the duty-to-other-inductor-current $G_{\rm idx}^{(2)}$ implies how the duty of the slave channel d_2 affects the master channel inductor current i_{L1} . With a carefully designed current balance mechanism, the average of each channel was mostly kept similar to each other, and the bandwidth of the TMCB was wide enough without affecting the transient response.

The duty-to-output transfer function of the master channel $G_{\rm vd}^{(1)}$ can be obtained when the independent voltage $V_{\rm in}$ and d_2 are assumed to be shorted to the ground and zero, respectively. Similarly, the duty-to-output transfer function of the slave channel $G_{\rm vd}^{(2)}$ can be derived. In addition, using the KCL theorem, the net current at the output node is zero. The cross-couple term of duty-to-other-inductor-current transfer functions, $G_{\rm idx}^{(1)}$ and $G_{\rm idx}^{(2)}$, can be obtained. Table I shows the summary of the power stage model transfer function of the proposed converter.

C. Controller Model and Transfer Function of the *Proposed Converter*

Fig. 10 shows the block diagram of the proposed interleaved current model boost converter. The block diagram is composed of three parts, including the converter power stage, and the controller models of master and slave channels. The power stage transfer functions are shown in Table I. In addition, the controller block diagrams can be determined using the relationship of the control signal V_{EAO} and inductor currents I_{L1} and I_{L2} . Two separate controller models are necessary to model the different values of duty cycle or the inductor of each channel. Moreover, the TMCB mechanism is derived and included in the slave channel controller model. As can be seen in Fig. 10, $R^{(1)}$, $R^{(2)}$, and $R^{(2)}_{b}$ are the current-to-voltage ratios; \hat{V}_{C} is the small-signal part of the V_{EAO} . $A_b^{(2)}(s)$ is the transfer function of the current balance mechanism, including the error amplifier and the compensator. $F_g^{(1)}$, $F_g^{(2)}$, $F_v^{(1)}$, and $F_v^{(2)}$ are the feed-forward term from the input or the output voltage to the duty cycle; and $F_m^{(1)}$ and $F_m^{(2)}$ are the modulation gains of the two channels, including the slope compensation factor. Table II



Fig. 14. (a) Simulation waveforms of the TMCB mechanism with a low-gain $A_b^{(2)}(s)$. (b) Simulation waveforms with a suitable design of the TMCB. (c) Simulation waveforms of the TMCB with an ultrahigh bandwidth.

shows the summary of the feed-forward gain of the proposed converter.

Fig. 11 shows the relationship between i_{L1} , i_{L2} , and V_{EAO} of the proposed converter. Due to the current balance mechanism, the average inductor current of i_{L1} and i_{L2} can be forced to have similar values with a pseudo average current modification term I_{bal} . According to the relationship shown in Fig. 11, I_{bal} can

be expressed by M_{1A} and M_{1B} shown in Table II. In addition, $F_g^{(2)}$, $F_v^{(2)}$, and $F_m^{(2)}$ can be obtained after the process of perturbation and linearization. The modulation gain $F_m^{(2)}$ and the feed-forward gains $F_g^{(2)}$ and $F_v^{(2)}$ are different from those in the master channel due to the TMCB mechanism. The difference came from the modulation gain has the M_{1A} and the M_{2A} in the denominator.



Fig. 15. Bode plot of current balance loop in closed form.



Fig. 16. Schematic diagram of the TMCB circuit.



Fig. 17. Schematic diagrams of the internal oscillator and ramp generator.

As can be seen in Fig. 10, the control-to-output voltage in the closed-loop transfer function of the master channel $T_{CL}M$ can be derived as (12) to determine the stability of the master channel, as shown (12), at the bottom of this page. The closed-loop



Fig. 18. Chip micrograph of the proposed converter.

transfer function of the slave channel T_{CL} can also be derived as (13), shown at the bottom of the next page. The transfer function T_{CL} is used to verify the stability of the slave channel with the TMCB mechanism. The closed-loop transfer function of the proposed converter T_{CL} is the summation of (12) and (13). Besides, the closed-loop transfer function of the current balance loop i_{L2}/i_{L1} is expressed in (14), and (15) expresses the sampling effect at high frequency. Fig. 12(a) and (b) shows the Bode plots of the master and slave channels, respectively, using MATLAB. The simulation conditions and design parameters are summarized in Table III. Fig. 12(c) shows the Bode plots of the proposed converter and conventional single channel converter at the same loading of 400 mA. The proposed converter has a higher bandwidth compared with the conventional converter because the proposed converter has a higher loop gain derived

$$T_{CL_{M}} = \frac{F_{m}^{(1)} \cdot R^{(1)}}{\left(G_{\rm id}^{(1)} F_{m}^{(1)} / G_{\rm vd}^{(1)}\right) - \left(G_{\rm idx}^{(2)} \cdot F_{m}^{(1)} / G_{\rm vd}^{(2)}\right) - F_{v}^{(1)} F_{m}^{(1)} + (1/G_{\rm vd}^{(1)})}.$$
(12)



Fig. 19. Switching waveform of the TMCB boost converter with (a) a loading of 150 mA and (b) a loading of 300 mA.

from the summation of the master and slave channels

$$I_{\text{balance}} = \frac{\hat{i}_2}{\hat{i}_1} = \frac{A_a(s) F_m^{(2)} G_{\text{id}}^{(2)} H_e(s) + (G_{\text{id}x}^{(1)}/G_{\text{id}}^{(1)})}{A_a(s) F_m^{(2)} G_{\text{id}}^{(2)} H_e(s) + F_m^{(2)} G_{\text{id}}^{(2)} + 1}$$
(14)

$$H_e(s) = \frac{1}{1 + (2s/T_S) + (s^2/\pi^2 T_S^2)}.$$
(15)

Fig. 13 shows the simulation waveforms of the conventional converter and the proposed interleaved converter when the load current was increased from 300 to 600 mA. The output voltage of the proposed converter has better transient response than that of the single channel converter. The simulation results demonstrate the correction of the earlier analytic small-signal analysis.

The design of the TMCB is an important factor in the performance of the transient response. As mentioned earlier, a converter with a low bandwidth design in the TMCB leads to a slow transient response. Consequently, a converter with an ultrahigh bandwidth results in a subharmonic oscillation. Fig. 14 shows the simulation results of the transient response under the influence of the TMCB at the same load current condition of 300 mA and an inductor value of 0.47 μ H. Fig. 14(a) shows a poor design example of TMCB wherein the current is unbalanced with a low gain $A_b^{(2)}$. On the other hand, Fig. 14(b) shows a converter with a suitable bandwidth design. However, Fig. 14(c) shows a converter with an ultrahigh bandwidth wherein a subharmonic oscillation occurs. The subharmonic oscillation is due to a too high bandwidth of current balance loop. The sampling effect should be considered together when the bandwidth approaches one-tenth of the switching frequency. Fig. 15 is the Bode plot of current balance loop in closed-loop form. It shows that the sampling effect appears when the bandwidth is extended to an enough high frequency as the g_m increases.

IV. CIRCUIT IMPLEMENTATION

Fig. 16 shows the schematic diagram of the TMCB circuit. The current sensor estimates the current of each channel to

$$T_{CL_S} = \frac{1}{(1/F_m^{(2)}G_{vd}^{(2)}) + R_a^{(2)}(G_{idx}^{(1)}/G_{vd}^{(1)}) + R_a^{(2)}(G_{idx}^{(2)}/G_{vd}^{(2)}) - \left((G_{id}^{(1)}/G_{vd}^{(1)}) + (G_{idx}^{(2)}/G_{vd}^{(2)}) - (G_{idx}^{(1)}/G_{vd}^{(1)}) + (G_{id}^{(2)}/G_{vd}^{(2)})\right)R_b^{(2)}A_b(s) - F_v^{(2)}}$$
(13)



Fig. 20. (a) Measurement results of the load transient response in the conventional boost converter. (b) Measurement results of the load transient response in the proposed TMCB boost converter.



Fig. 21. Current balance turn-on waveform of the proposed converter.

obtain I_{s1} and I_{s2} for indicating the inductor current level in phase I and phase II, respectively. The switching operation causes the fluctuation on the values of I_{s1} and I_{s2} . Thus, the sample and hold circuit were adopted to obtain the average values of $V_{\rm SH1}$ and $V_{\rm SH2}$ to represent I_{s1} and I_{s2} , respectively. To obtain a better current balance operation, summation and divider circuits were used to generate the average channel current $V_{\rm AVG}$ through $V_{\rm SH1}$ and $V_{\rm SH2}$.

The current adjustment circuit is composed of two operational transconductance amplifiers, OTA1 and OTA2, to amplify the difference between V_{AVG} and V_{SH1} (or V_{SH2}) to produce the current balance signal I_{CB1} (or I_{CB2}). Each signal is injected

into the ramp generator to modify V_{Sen2} of phase II for the current balance. As mentioned in the TMCB technique, the ramp voltage was adjusted using the time-multiplexing method. The outer voltage and inner current loops simultaneously exist in the closed loop. To ensure loop stability, the outer voltage loop must dominate the whole system in the multiphase operation wherein the voltage loop gain is higher than the current balance loop gain.

The embodied ramp generator circuit produces a voltage V_{Sen2} from the charging and discharging the capacitor C_R to determine the duty cycle. The charging and discharging currents are I_1 and I_2 , respectively. Therefore, the current balance signals, I_{CB1} and I_{CB2} , can be injected into the C_R for the ramps in phase II. The higher value of I_{CB2} contributes to a higher ramp voltage leading to a reduced value duty cycle and a lower I_{CB2} results in a large duty cycle. The time-multiplexing control with modulated ramp amplitude can be easily achieved using a multiplexer. Unlike in the conventional interleaved architecture, all phases in the proposed converter share the same clock based on the time-multiplexing scheme. It can also eliminate the inevitable mismatch between multiple controllers using a single controller, and thus improving the accuracy of current sharing.

Ideally, the bandwidths of both loops must be as large as possible to accelerate the transient response. However, enlarging

Process	0.3µm 5V/18V CMOS 2P3M
Input voltage	3.1V-3.3 V
Output voltage	4.5 V
Inductor (L_a/L_b)	0.47 μH /0.47 μH
Output capacitors (C_1)	20 µF
Switching frequency	5 MHz
ESR of output capacitor	10 mΩ

 TABLE IV

 Specifications of the Proposed Boost Converter

TABLE V
RISON BETWEEN THE PROPOSED AND THE CONVENTIONAL TOPOLOGIE

Topology	Proposed	Conventional boost converter
Inductor	2	1
Schottky diode	2	1
Output capacitance	1	1
Power switches	2	1
Error amplifier	1	1
Comparator	1	1
Chip area(normalized)	120%	100%
Output ripple	20 mV	30 mV
Transient response	22µs /25µs	52µs /54µs

the bandwidth of the current balance loop leads to a subharmonic oscillation because the bandwidth of the current balance loop (or sample and hold) is too closed to one-tenth of the switching frequency, and the inductor current ripple cannot be ignored. This phenomenon makes $V_{\rm Sen2}$ unstable with a constant value. On the other hand, a small bandwidth of the current balance loop leads to a longer transient time because $V_{\rm Sen2}$ cannot reach its stable value, and the loading is immediately supplied by the master channel. Although the master channel has supplied the loading and balanced, it is still affected by slave channel while the current balance loop is unbalanced.

Сомра

Fig. 17 shows the schematic diagram of the internal oscillator and the frequency divider and the waveforms. The internal oscillator is composed of constant current source P47, comparator X3, and capacitance C7. The sawtooth is generated by charging/discharging C7 when the sawtooth voltage is less than the V_H or greater than the V_L , respectively. A D flip-flop, which is a simple frequency divider, was used to generate two interleaved clocks, the CLK_{Master} and the CLK_{Slave} . The waveforms of each signal are shown in Fig. 17.

V. EXPERIMENTAL RESULTS

The proposed TMCB current-mode boost converter was fabricated in a 0.3- μ m 5-V/18-V CMOS 2P3M process. The input voltage was about 3.1–3.3 V and the output voltage was 4.5 V. The chip area was 1350 × 1380 μ m². The internal clock generator was 10 MHz and each interleaved channel was operated at 5 MHz. The inductor value was 0.47 μ H, and the output capacitance was 20 μ F with an ESR of 10 m Ω . Fig. 18 shows the chip micrograph of the proposed TMCB boost converter. The power MOSFETs, MN_1 and MN_2 , are located at the left-top corner for easy wire bonding.

Fig. 19 shows the measurement results of the proposed TMCB boost converter. The load currents were 150 and 300 mA as

shown in Fig. 19(a) and (b), respectively. The accurately interleaved operation demonstrates that each channel can operate at a switching frequency of 5 MHz.

Fig. 20(a) shows the measurement results of the load transient response in a conventional boost converter if the load current is changed from 400 to 600 mA, or vice versa. The input and the output voltages were 3.3 and 4.5 V, respectively. The light-to-heavy and heavy-to-light settling times were 52 and 54 μ s, respectively. On the other hand, as shown in Fig. 20(b), the light-to-heavy and heavy-to-light settling times improved to about 22 and 25 μ s, respectively, due to the large bandwidth and dual-phase operation. The output voltage ripple was effectively reduced to about half of that of conventional design because the proposed TMCB technique ensured a good current balance between the two phases.

To show the effective current balance contributed by the TMCB technique, the two inductors, L_1 and L_2 , were set to 0.47 and 1.2 μ H, respectively. The mismatch between the two inductors was about 153%. The TMCB technique was switched ON to start the current balance between the two phases, as shown in Fig. 21. Finally, the two phases can drive the same current to the output even there was a large mismatch between the two inductors. Table IV shows the specifications of the proposed converter, and Table V shows the comparison between the proposed and the conventional boost converters. The proposed boost converter has a better transient response than the conventional converter due to a higher frequency RHP zero. Moreover, the compensator can be modified to have a larger bandwidth.

VI. CONCLUSION

In the current study, the proposed TMCB boost converter has been shown to be capable of providing a topology that reduces the output ripple and the effects of the RHP zero. A small and effective inductor value can move the RHP zero to higher frequencies, thus allowing the bandwidth to be extended to a higher value. In addition, the proposed TMCB technique is demonstrated and the current mode ac model with the couple effect is presented. The test chip uses the $0.3-\mu m 5-V/18-V$ CMOS technology. Experimental results demonstrate that the proposed converter can improve the transient response from 22 to 52 μ s.

ACKNOWLEDGMENT

The authors would like to thank the Advanced Analog Technology, Inc. and Chunghwa Picture Tubes, Ltd., for their help.

REFERENCES

- R. W. Erickson and D. Maksimoic, *Fundamentals of Power Electronics*, 2nd ed. New York: Springer-Verlag, 2001.
- [2] D. M. Sable, B. H. Cho, and R. B. Ridley, "Elimination of the positive zero in fixed frequency boost and flyback converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar., 1990, pp. 205–211.
- [3] K. Viswanathan, R. Oruganti, and D. Srinivasan, "Tri-state boost converter with no right half plane zero," in *Proc. IEEE Int. Conf. Power Electron. Drive Syst.*, Oct. 2001, vol. 2, pp. 687–693.
- [4] M.-H. Huang and K.-H. Chen,, "Single-inductor multi-output (SIMO) DC-DC converters with high light-load efficiency and minimized crossregulation for portable devices," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1099–1111, Apr. 2009.
- [5] J.-Y. Liao, H.-H. Huang, and K.-H. Chen, "Minimized right-half plane zero effect on fast boost DC-DC converter achieved by adaptive voltage positioning technique," in *Proc. IEEE Int. Conf. Circuits Syst.*, May 2010, pp. 2916–2919.
- [6] J.-C. Tsai, C.-L. Chen, Y.-H. Lee, H.-Y. Yang, M.-S. Hsu, and K.-H. Chen, "Modified hysteretic current control for improving transient response of boost converter," *IEEE Trans. Circuit Syst. I*, vol. 58, no. 10, pp. 1967– 1979, Oct. 2011.
- [7] W. C. Wu, R. M. Bass, and J. R. Yeargan, "Eliminating the effects of the right-half plane zero in fixed frequency boost converters," in *Proc. IEEE Power Electron. Spec. Conf.*, May 1998, vol. 1, pp. 362–366.
- [8] D. Diaz, O. Garcia, J. A. Oliver, P. Alout, and J. A. Cobos, "Analysis and design considerations for the right half-plane zero cancellation on a boost derived dc/dc converter," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2008, pp. 3825–3828.
- [9] P. Thounthong, P. Sethakul, S. Rael, and B. Davat, "Design an implementation of 2-phase interleaved boost converter for fuel cell power source," in *Proc. IEEE Int. Conf. Power Electron., Mach. Drives*, Apr. 2008, pp. 91– 95.
- [10] H. Xu, X. Wen, and L. Kong, "Dual-phase DC-DC converter in fuel cell electric vehicle," *IEEE Power Electron. Congr.*, vol. IE-30, no. 6, pp. 19– 29, Oct. 2004.
- [11] S. Cuk and R. D. Middlebrook, "Advances in switched-mode power conversion part I," *IEEE Trans. Ind. Electron.*, vol. IE-30, no. 6, pp. 10–19, Feb. 1983.
- [12] S. Cuk and R. D. Middlebrook, "Advances in switched-mode power conversion part II," *IEEE Trans. Ind. Electron.*, vol. IE-30, no. 1, pp. 19–29, Feb. 1983.
- [13] R. D. Middlebrook, "Topics in multiple-loop regulators and current-mode programming," *IEEE Trans. Power Electron.*, vol. PE-2, no. 2, pp. 109– 124, Apr. 1987.
- [14] R. D. Middlebrook, "Modeling current-programmed buck and boost regulators," *IEEE Trans. Power Electron.*, vol. 1, no. 1, pp. 36–52, Jan. 1989.
- [15] V. Vorperian, "Simplified analysis of PWM converters using model of PWM switch part I: Continuous conduction mode," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 26, no. 3, pp. 490–496, May 1990.
- [16] F. Dong Tan and R. D. Middlebrook, "Unified modeling and measurement of current-programmed converters," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 1993, pp. 380–387.
- [17] J. Sun and R. M. Bass, "A new approach to averaged modeling of PWM converters with current-mode control," *IEEE Trans. Ind. Electron., Control Instrum.*, vol. 2, no. 6, pp. 599–604, Nov. 1997.

- [18] R. B. Ridley, "A new small-signal model for current mode control," Ph.D. dissertation, Dept. Electr. Eng., VPEC, Virginia Polytechnic Inst. State Univ., Blacksburg, 1999.
- [19] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "High-frequency modeling for the nonlinearities in buck converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2006, p. 7.
- [20] B. Bryant and M. K. Kazimierczuk, "Modeling the closed-current loop of PWM boost DC-DC converters operating in CCM with peak current-mode control," *IEEE Trans. Circuit Syst. I*, vol. 52, no. 11, pp. 2404–2412, Nov. 2005.
- [21] J. Li and F. C. Lee, "New modeling approach for current mode control," in Proc. IEEE Appl. Power Electron. Conf. Expo., Feb. 2009, pp. 305–311.
- [22] J. Rajagopalan, K. Xing, Y. Guo, F. C. Lee, and B Manners, "Modelling and dynamic analysis of paralleled dc/dc converters with master-slave current sharing control," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 1996, vol. 2, pp. 678–684.
- [23] Y. Panov and M. M. Jovanovic, "Loop gain measurement of paralleled DC-DC converters with average current-sharing control," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Feb., 2008, pp. 1048–1053.
- [24] D. M. Sable and R. B. Ridley, "A high frequency, multi-module, spacecraft boost regulator," in *Proc. IEEE Telecommun. Energy Conf.*, Nov. 1988, pp. 227–235.
- [25] K. Siri and C. Q. Lee, "Current distribution control of converters connected in parallel," *IEEE Ind. Appl. Soc. Annu. Meet.*, vol. 2, no. 3, pp. 1274– 1280, Aug. 1990.
- [26] B. Choi, "Dynamics and control of switch-mode power conversion in distributed power systems," Ph.D. dissertation, Dept. Electr. Eng., VPEC, Virginia Polytechnic Inst. State Univ., Blacksburg, 1992.
- [27] S. Hiti, D. Borojevic, R. Ambatipudi, R. Zhang, and Y. Jiang, "Average current control of three-phase PWM boost rectifier," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 1995, vol. 1, pp. 131–137.
- [28] Z. Ye, D. Boroyevich, J.-Y. Choi, and F. C. Lee, "Control of circulating current in two parallel three-phase boost rectifiers," *IEEE Trans. Power Electron.*, vol. 17, no. 5, pp. 609–615, Sep. 2002.
- [29] R. Tymerski, "Sampled-data modelling of switched circuits, revisited," in Proc. IEEE Power Electron. Spec. Conf., Jun. 1993, p. 395-401.



Yean-Kuo Luo was born in Tainan, Taiwan. He received the B.S. and M.S. degrees from the Institute of Microelectronics, National Cheng-Kung University, Tainan, in 2001 and 2003, respectively, where he is currently working toward the Ph.D. degree.

He is a Faculty Member in the Mixed Signal and Power Management IC Laboratory, Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu, Taiwan.



Yi-Ping Su was born in Taipei, Taiwan. She received the B.S. degree from the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan, in 2009. She is currently working toward the Ph.D. degree at the Institute of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan.

She is a Faculty Member in the Mixed Signal and Power Management IC Laboratory, Institute of Electrical Engineering, National Chiao Tung University. Her current research interests include the power man-

agement integrated circuits design, battery charging integrated circuits design, and analog integrated circuits design.



Yu-Ping Huang was born in Taipei, Taiwan. She received the B.S. degree from the Department of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2009, where she is currently working toward the M.S. degree at the Institute of Electrical Control Engineering.

She is a member of the Mixed Signal and Power Management IC Laboratory, National Chiao Tung University. Her research interests include the design of power management circuit, battery charging ICs, and the analog integrated circuit designs.



Wei-Chou Hsu (M'87) was born in Taichung, Taiwan, on May 28, 1957. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Cheng Kung University (NCKU), Tainan, Taiwan, in 1979, 1981, and 1984, respectively.

In 1979, he passed the National Higher Civil Service Examination and received the Technical Expert License of the Republic of China in electrical engineering. In 1983, he was with Four Dimensions Company, CA, as an Engineer. From 1982 to 1985, he was an Instructor with the Department of Electrical Engi-

neering, NCKU, where he has been an Associate Professor since 1985. From 1991 to 1992, he was a Postdoctoral Researcher with the Department of Electrical Engineering, University of Florida, Gainesville. Since 1993, he has been a Professor with the Department of Electrical Engineering, NCKU. During 2000–2005, he was the Associate Chair with the Department of Electrical Engineering, NCKU, and the Chair of the Institute of Microelectronics, NCKU. During 2005–2008, he was the Chair of the Department of Electrical Engineering, NCKU. Since 2008, he has been the Chair of the Advanced Optoelectronic Technology Center, NCKU. His research interests include metal–organic chemical vapor deposition and molecular-beam-epitaxy-grown pseudomorphic heterostructure field-effect transistors (FETs), d-doped FETs, high-power FETs, heterojunction bipolar transistors, organic light-emitting diodes, and organic photovoltaic devices.



Yu-Huei Lee (S'09) was born in Taipei, Taiwan. He received the B.S. and M.S. degrees from the Department of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2007 and 2009, respectively, where he is currently working toward the Ph.D. degree at the Institute of Electrical Control Engineering.

He is a Faculty Member in the Mixed-Signal and Power Management IC Laboratory, Institute of Electrical Control Engineering, National Chiao Tung University. His current research interests include the

power management integrated circuit design, LED driver IC design, and analog integrated circuits.



Ke-Horng Chen (M'04–SM'09) received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Taiwan University, Taipei, Taiwan, in 1994, 1996, and 2003, respectively.

From 1996 to 1998, he was a Part-Time IC Designer at Philips, Taipei. From 1998 to 2000, he was an Application Engineer at Avanti, Ltd., Taiwan. From 2000 to 2003, he was a Project Manager at ACARD, Ltd., where he was involved in designing power management ICs. He is currently a Professor with the Department of Electrical Engineering, Na-

tional Chiao Tung University, Hsinchu, Taiwan, where he organized a Mixed-Signal and Power Management IC Laboratory. He is the author or coauthor of more than 100 papers published in journals and conferences, and holds several patents. His current research interests include power management ICs, mixedsignal circuit designs, display algorithm and driver designs of liquid crystal display TV, RGB color sequential backlight designs for optically compensated bend panels, and low-voltage circuit designs.

Dr. Chen has served as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS. He is with the IEEE Circuits and Systems (CAS) VLSI Systems and Applications Technical Committee, and the IEEE CAS Power and Energy Circuits and Systems Technical Committee.