

3D GOI CMOSFETs with Novel IrO₂(Hf) Dual Gates and High-κ Dielectric on 1P6M-0.18μm-CMOS

D. S. Yu¹, Albert Chin^{2,*}, C. C. Laio¹, C. F. Lee¹, C. F. Cheng¹, W. J. Chen³, C. Zhu², M.-F. Li², W. J. Yoo², S. P. McAlister⁴, and D. L. Kwong⁵

¹Nano Sci. Tech. Ctr., Dept. of Electronics Eng., Nat'l Chiao-Tung Univ., Univ. System of Taiwan, Hsinchu, Taiwan, ROC

²Silicon Nano Devices Lab., Dept. of Electrical and Computer Engineering, National University of Singapore

* on leave from Nano Sci. Tech. Center, E.E. Dept., NCTU, UST, Hsinchu Taiwan, ROC (albert_achin@hotmail.com)

³Graduate Inst. of Materials Eng., National Pingtung University of Science and Technology, Pingtung, Taiwan

⁴National Research Council of Canada, Ottawa, Canada

⁵Dept. of Electrical & Computer Engineering, The Univ. of Texas, Austin, TX 78712, USA

Abstract

For the first time, we demonstrate 3D integration of self-aligned IrO₂(Hf)/LaAlO₃/GOI CMOSFETs above 0.18 μm Si CMOSFETs. At EOT=1.4nm, the novel IrO₂(Hf) dual gates (4.4 and 5.1 eV workfunction) on control 2D LaAlO₃/Si devices have high electron and hole mobilities of 203 and 67 cm²/Vs. On the 3D structure the LaAlO₃/GOI shows even higher 389 and 234 cm²/Vs mobilities, and process compatibility with current Si VLSI. The higher drive current, larger integration density, shorter interconnects distance, and simple process of 3D approach can help solve the AC power issue and 2D scaling limitation.

Introduction

As down-scaling continues beyond the implementation of high-κ gate dielectrics for VLSI ICs, the AC power consumption from the interconnect capacitance ($Cv^2f/2$) becomes a major barrier [IEDM 2003 panel session]. This arises from increasing interconnect density and operational frequencies (f). Although wireless or optical interconnects are useful [1]-[2], they currently only apply to inter-chip connections. Another difficult challenge is that the scaling limits of CMOS (<10nm), from source-drain quantum-mechanical tunneling, are being approached [3]-[4]. In this paper, we propose and demonstrate a solution for the AC power consumption and also address the scaling limitation, by using a simple 3D integration. The 3D IC structure is similar to the logic and memory functions in the brain, which may provide an effective low cost solution to rapidly increasing cost of IC fabs as scaling down. However there are technological challenges to realize such 3D ICs within a low thermal budget and small impact on the lower-layer devices. Previously we have shown that GOI MOSFETs [5]-[6] meet the required low thermal budget of a 500°C RTA, show dislocation free for high yield and display high mobility. To achieve full 3D integration and a VLSI-compatible process, we fabricated self-aligned IrO₂(Hf) dual-gate high-κ [7]-[9] LaAlO₃/GOI CMOSFET on 1-Poly-6-Metal (1P6M) 0.18μm Si devices. No degradation of bottom 0.18μm devices was measured due to low RTA. The IrO₂ gate has high 5.1 eV workfunction and 4 orders of

magnitude lower J_g than SiO₂ at 1.4 nm EOT, which can largely reduce the DC power consumption. The control 2D IrO₂(Hf)/LaAlO₃ CMOS on Si have high electron and 80% universal hole mobility comparable with the best metal-gate/HfO₂ CMOS [10]. The 3D GOI CMOS had even higher electron and hole mobilities than similar devices on 2D Si. The high max operation voltage (V_{max}) of 1.2 V for a 10 year lifetime at 85°C is comparable with or better than HfAlO [11] and HfSiON [12] devices. The higher 3D integration density and 2.2-2.4X better drive current in the GOI transistors are equivalent to device scaling. Thus, the 3D metal-gate/high-κ/GOI/Si integration not only reduces the AC and DC power consumptions, but also equivalently extends CMOS scaling beyond 2D quantum-mechanical limit. The low cost process and equivalent scaling in 3D GOI IC may be one of the potential solutions to the rapidly increasing fab cost as continuously scaling down.

Experimental Procedure

The self-aligned 3D GOI CMOS was formed by PECVD SiO₂ deposition on both H⁺-implanted Ge and 1P6M 0.18μm MOSFETs, O₂ plasma enhanced bonding, a smart-cut at 300°C, followed by 400°C annealing and slight polishing [3]-[4]. The high-κ LaAlO₃ was deposited from a κ=25.1 LaAlO₃ source. Then 150nm-IrO₂ or 150nm-IrO₂/15nm-Hf gate was formed on LaAlO₃ followed by self-aligned P⁺ or B⁺ source-drain implant for n- or p-MOSFET, respectively. The activation was done by 500°C or 950°C RTA for respective 3D GOI or 2D Si CMOSFETs.

Results and Discussion

(A) 3D integration:

Figs. 1-4 show the 3D structure, S-parameters, measured S₂₁ loss, and power loss of 3D interconnects. The total AC power consumed by 3D interconnect is the sum of each $Cv^2f/2$, $Li^2f/2$ and $i^2Rf/2$, which can be calculated from S-parameters rather than from complicated CLR distributed circuit. The integrating 1 or 2 layers of GOI CMOS on Si ICs can reduce the interconnect distance, S₂₁ signal coupling loss and AC power consumption very effectively.

Fig. 5 is the picture of 3D GOI selectively formed on 1P6M Si device. This is due to the thicker surface profile of $\sim 2\mu\text{m}$ M6 in Fig. 6, and Figs. 7-8 are the X-TEM views of bottom $0.18\mu\text{m}$ MOSFET and top GOI. The I_d-V_d and I_d-V_g data for the lower Si MOSFETs (Figs. 9-10) show minor degradation even after a 500°C RTA for top GOI CMOS.

(B) $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3$ on 3D GOI and control 2D Si CMOS:

Fig. 11 is the V_{fb} and EOT plot for $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3/\text{Si}$ devices after $550\text{-}950^\circ\text{C}$ RTA. The IrO_2 gate has a high workfunction of 5.1 eV, close to Ir (5.2 eV), which is reduced to 4.4 eV by adding low workfunction 15nm-Hf on LaAlO_3 . The small $|V_{fb}|$ decrease with increasing RTA to 950°C suggests little Fermi-level pinning. Figs. 12-13 show the J_g-V_g of $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3$ CMOS on Si or GOI. The J_g is $\sim 10\text{X}$ lower using IrO_2 than Ir that is most probably due to lower metal diffusion in more thermal-dynamic stable IrO_2 compared with pure metallic Ir. Figs. 14-15 are the C-V and identical C_{inv} and C_{acc} using IrO_2 or IrO_2/Hf indicating no gate depletion in CMOS with $\text{EOT}=1.4\text{nm}$ and ~ 4 orders lower J_g than SiO_2 . Figs. 16-19 show the I_d-V_d and I_d-V_g of $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3$ CMOS on Si or GOI. The I_d is a lot higher using GOI, and further increases for PMOS on (110) GOI. Small V_t of -0.25V is measured in the PMOS devices, reflecting high workfunction and little Fermi-level pinning. Figs. 20-21 show the mobility data. Good electron and hole mobility of 203 and $67\text{cm}^2/\text{Vs}$ are measured in $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3/\text{Si}$ CMOS, comparable with the best metal-gate/ HfO_2/Si data [10]. The hole mobility, up to $\sim 0.8\text{X}$ universal mobility, may be due to the perfect match of both oxide gate and oxide high- κ , and excellent metal and O_2 diffusion barrier of IrO_2 . The electron and hole mobility improved, for $\text{IrO}_2(\text{Hf})/\text{LaAlO}_3$ on GOI over Si, by 1.8X and 3.5X - to 357 and $234\text{cm}^2/\text{Vs}$. This values are close to universal electron mobility and 2.5X higher than universal hole mobility at $1\text{MV}/\text{cm}$ E_{eff} . Further improving mobility beyond GOI is possible by integrating low temperature processed III-Vs on 3D IC [13]-[14]. Figs. 22-24 are the NBTI and PBTI, which are comparable with or better than the metal-gate on HfAlO [11] or HfSiON [12] devices. This may be due to the strong AlO in high- κ LaAlO_3 but much reduced κ in HfAlO or HfSiON for better BTI improvement than HfO_2 [12]. High 1.9 or 1.2 V $|V_{max}|$ at RT or 85°C is obtained from extrapolated NBTI (50mV change) for 10 years lifetime. The good 3D CMOS may also provide equivalent scaling extension after 2D CMOS approaches the quantum mechanics limit, in addition to the advantage of low AC power consumption.

Conclusions

We have shown for the first time 3D integrated metal-gate/high- κ /GOI CMOSFETs on 1P6M $0.18\mu\text{m}$ Si devices. The larger I_d , higher 3D density, shorter interconnects and 4 orders lower J_g in 3D provide low cost solutions to AC and DC power consumptions and scaling limitation.

Acknowledgments

The authors at NCTU-UST would like to thank Director S. J. King of Microelectronic Ctr, EECS Dept., UC-Berkeley for the help. This work was supported in part by Air Force Office of Scientific Research (AFOSR) Nanoscience Initiative and Media Tek.

References

1. K. T. Chan, A. Chin, Y. B. Chen, Y.-D. Lin, D. T. S. Duh, and W. J. Lin, "Integrated antennas on Si, proton-implanted Si and Si-on-Quartz," in *IEDM Tech. Dig.*, 2001, pp. 903-906.
2. A. Chin, C. S. Liang, C. Y. Lin, C. C. Wu, and J. Liu, "Strong and efficient light emission in $\text{ITO}/\text{Al}_2\text{O}_3$ superlattice tunnel diode," in *IEDM Tech. Dig.*, 2001, pp. 171-174.
3. N. Yasutake, K. Ohuchi, M. Fujiwara, K. Adachi, A. Hokazono, K. Kojima, N. Aoki, H. Suto, T. Watanabe, T. Morooka, H. Mizuno, S. Magoshi, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, M. Ohmura, K. Miyano, H. Yamada, H. Tomita, D. Matsushita, K. Muraoka, S. Inaba, M. Takayanagi, K. Ishimaru and H. Ishiuchi, "A hp22 nm node low operating power (LOP) technology with sub-10 nm gate length planar bulk CMOS devices," in *Symp. on VLSI Tech.*, 2004, pp. 84-85.
4. B. Doris, M. Jeong, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F. F. Jamin, L. Shi, W. Natzle, H. J. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H.-S.P. Wong, and W. Haensch, "Extreme scaling with ultra-thin Si channel MOSFETs," in *IEDM Tech. Dig.*, 2002, pp. 267-270.
5. C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, "Very low defects and high performance Ge-On-Insulator p-MOSFETs with Al_2O_3 gate dielectrics," in *Symp. on VLSI Tech. Dig.*, 2003, pp. 119-120.
6. C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully silycided NiSi and germanided NiGe dual gates on SiO_2/Si and $\text{Al}_2\text{O}_3/\text{Ge-on-insulator}$ MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319-322.
7. C. C. Liao, A. Chin, and C. Tsai, "Electrical characterization of Al_2O_3 on Si from MBE-grown AlAs and Al," *10th Int'l MBE Conference*, Cannes, France, Aug. 1998; *J. Crystal Growth*, 201/202, 652, 1999.
8. A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high- κ Al_2O_3 gate dielectric with good mobility and low D_{it} ," in *Symp. on VLSI Tech. Dig.*, 1999, pp. 135-136.
9. A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, W. J. Chen, "High quality La_2O_3 and Al_2O_3 gate dielectrics with equivalent oxide thickness $5\text{-}10\text{\AA}$," in *Symp. on VLSI Tech. Dig.*, 2000, pp. 16-17.
10. S. Datta, G. Dewey, M. Doczy, B. S. Doyle, B. Jin, J. Kavalieros, R. Kotlyar, M. Metz, N. Zelik, and R. Chau, "High mobility Si/SiGe strained channel MOS transistors with HfO_2/TIN gate stack," in *IEDM Tech. Dig.*, 2003, pp. 653-656.
11. S. J. Doh, H.-S. Jung, Y.-S. Kim, H.-J. Lim, J. P. Kim, J. H. Lee, J.-H. Lee, N.-I. Lee, H.-K. Kan, K.-P. Suh, S. G. Park, S. B. Kang, G. H. Choi, Y.-S. Chung, H.-S. Baikz, H.-S. Chang, M.-H. Cho, D.-W. Moon, H. B. Park, M. Cho, and C. S. Hwang, "Improvement of NBTI and electrical characteristics by ozone pre-treatment and PBTI issues in $\text{HfAlO}(\text{N})$ high- κ gate dielectrics," in *IEDM Tech. Dig.*, 2003, pp. 943-946.
12. A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, and L. Colombo, "Characterization and comparison of the charge trapping in HfSiON and HfO_2 gate dielectrics," in *IEDM Tech. Dig.*, 2003, pp. 938-942.
13. A. Chin, C. C. Liao, and C. Tsai, " $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{InAs}/\text{In}_x\text{Al}_{1-x}\text{As}$ pseudomorphic HEMT's on InP," *IEEE Electron Device Lett.* 18, pp. 157-159, 1997.
14. A. Chin, and T. Y. Chang, "Achievement of exceptionally high mobilities in modulation doped $\text{Ga}_{1-x}\text{In}_x\text{As}$ on InP using a strain composited structure," *10th Molecular Beam Epitaxy workshop*, Raleigh, NC, September 1989; *J. Vac. Sci. Technol.* B8, 364, 1990.




Fig. 1. Schematic of the 3D VLSI with multi-level parallel interconnect lines and GOI CMOS. The AC power consumes $Cv^2f/2$ $L^2f/2$ and $i^2Rf/2$ in parasitic C, L, R circuits.




Fig. 4. Calculated power loss of 1-mm long 0.5μm spaced parallel lines. The 3D integration can reduce line length to 0.5-mm (1 GOI) or 0.25-mm (2 GOI layers on Si IC).




Fig. 7. The cross-sectional TEM of lower 0.18μm MOSFET.




Fig. 10. The I_d-V_g characteristics of the 0.18μm MOSFETs beneath 3D GOI after bonding. Near identical I_{ds} is measured after processing thermal cycle.




Fig. 2. The equivalent circuit simulated and 3D EM calculated S_{21} and S_{11} for 1mm long 0.5μm spacing parallel lines. The consumed AC powers can be calculated by solving CLR circuit or simply from S by $1-|S_{11}|^2-|S_{21}|^2$.




Fig. 5. Pictures of 0.18μm MOSFETs with probing pads (M6 and 2μm thickness). The "dark" area on the pad after bonding is due to the selectively bonded Ge by "smart cut".




Fig. 8. The cross-sectional TEM of selectively bonded and smart cut Ge-on-Insulator on pad. Dislocation free and smooth Ge/SiO₂ interface are observed.




Fig. 11. The V_{fb} and EOT plot for IrO₂ and IrO₂/Hf gate on LaAlO₃/Si after different RTA condition from 550 to 950°C.




Fig. 3. Measured S_{21} coupling of 1-mm long two parallel lines with various spacing from 10 to 60μm using M6. The 3dB coupling is the limit since 50% signal loss to 2nd line.




Fig. 6. Surface profile (dashed line in Fig. 5) before and after Ge bonding and "smart cut". A Ge thickness of 1.6μm is obtained.




Fig. 9. The I_d-V_d characteristics of the 0.18μm MOSFETs beneath 3D GOI after bonding. No drain current degradation occurs after processing thermal cycle.




Fig. 12. J_g-V_g of 150nm-IrO₂/LaAlO₃/Si MOSFETs. The J_g is much lower using IrO₂ than Ir gate.




Fig. 13. The J_g - V_g curves of IrO_2 /20nm-Hf or IrO_2 on LaAlO_3 MOSFETs on Si or GOI at 1.4nm EOT. The J_g is $\sim 10^4$ X lower than SiO_2 at 1.4nm EOT.




Fig. 14. The C-V characteristics of IrO_2 /20nm-Hf on LaAlO_3 gate dielectric n-MOSFETs on Si and GOI.




Fig. 15. The C-V characteristics of IrO_2 on LaAlO_3 gate dielectric p-MOSFETs on Si and GOI.




Fig. 16. The I_d - V_d characteristics of IrO_2 /20nm-Hf or IrO_2 on LaAlO_3 gate dielectric n- and p-MOSFETs on Si.




Fig. 17. The I_d - V_d characteristics of IrO_2 /20nm-Hf or IrO_2 on LaAlO_3 gate dielectric n- and p-MOSFETs on GOI. Higher I_d is observed than on Si in Fig. 16.




Fig. 18. The I_d - V_g characteristics of IrO_2 /20nm-Hf on LaAlO_3 gate dielectric n-MOSFETs on Si or GOI.




Fig. 19. The I_d - V_g characteristics of IrO_2 on LaAlO_3 gate dielectric p-MOSFETs on Si or GOI. Low V_t of -0.25V is measured in Si and (110)Ge.




Fig. 20. The electron mobility of IrO_2 /20nm-Hf on LaAlO_3 n-MOSFETs on Si or GOI. The GOI has 1.8X higher peak electron mobility improvement.




Fig. 21. The hole mobility of IrO_2 on LaAlO_3 p-MOSFETs on Si or GOI. The PMOS on Si and GOI have 0.8X and 2.5X universal hole mobility at 1 MV/cm E_{eff} .




Fig. 22. V_t shift as a function of time during NBTI measurement of IrO_2 / LaAlO_3 on 3D GOI or 2D Si PMOS at 85°C and 10MV/cm.




Fig. 23. V_t shift as a function of time during PBTI measurement of IrO_2 / Hf/LaAlO_3 on 3D GOI or 2D Si NMOS at 85°C and 10MV/cm.




Fig. 24. The extrapolated max operation voltage $|V_{max}|$ from BTI and t_{BD} for 10 years lifetime. The $|V_{max}|$ is limited by NBTI that is reduced from 1.9 V at RT to 1.2 V at 85°C.