Different Approaches for Reliability Enhancement of P-Channel Flash Memory

S. S. Chung, Y. –J. Chen, and H. –W. Tsai

Department of Electronic Engineering, National Chiao Tung University, Taiwan

Abstract- In this paper, we will demonstrate two different strategies for designing p-channel flash memories, for achieving better reliability, in particular data retention and drain-disturb. The first one is by using a gate-engineering approach and the other one is using a newly developed substrate bias enhanced Avalanche Hot Electron (AHE) injection programming scheme. For the former, a p-doped floating gate on both p-channel flash cells can be achieved with superior data retention characteristics as well as a 3-order improvement of the drain disturb. For the latter, it exhibits much higher speed and much lower voltage for programming, and very good drain disturb characteristics.

Introduction

In the past, n-channel flash cells [1] were widely used in the design of flash memory products. However, the requirement of high voltage operation for channel-hot-electron (CHE) programming results in a large power consumption. In order to improve it, the p-channel flash cell has been suggested for low voltage and low power applications [1-2]. A more matured pchannel cell using band-to-band tunneling induced hot electron injection (BBHE) has later been proposed [3]. However, in pchannel flash memory cells, there is a serious problem with the drain disturb [1] which impedes its practical applications for mass production purpose.

In this paper, reliability enhancement for p-channel flash cells has been demonstrated. Two different approaches, i.e., the p-type floating-gate (FG) and a low voltage programming scheme [4], will be demonstrated and the data retention and drain disturb will be the major focus.

Results and Discussion

A. The Gate Engineering Approach

In the past several years, there are quite few studies on the p-channel cells [1-4]. We found in our previous work [5] that the usage of p-type floating gate (p-FG) in an n-channel flash cell is feasible for the high speed programming/erasing as well as better endurance. As a result, special attention to a p-channel cell with p-doped FG flash memory cell has attracted much more interest. Fig. 1 shows the ETOX cell with various types of dopants (Table 1) for the floating gate. The difference between n-doped and p-doped FG are that: (1) the tunnel oxide field in p-FG is larger than that of n-FG, and (2) the ONO electric field in p-FG is smaller than that in n-FG, under the same applied field for two types of cells. As a consequence, the p-doped FG cell exhibits much faster speed (Fig. 2) and much better data retention(Fig. 3). The smaller charge loss in p-FG is attributed to a less oxide damage generated as a result of smaller electric field across the ONO layer and much less gate disturb. One most exciting result is shown in Fig. 4. The p-channel flash cell has an inherent disadvantage of poor drain-disturb [1] since its introduction in [1-2], while the use of p-type FG can solve the problem, as shown in Fig. 4, which shows a 3-order of draindisturb improvement. The reason of this improvement is revealed in Fig. 5, which shows the gate currents for different floating-gate. Drain disturb is determined by BBHE tunneling when the cell is in programmed state, and by CHH(Channel 0-7803-8315-X/04/\$20.00 @2004 IEEE

Hot Hole) tunneling when the cell is in erased state. Obviously, the n-FG has larger CHH currents than the p-type ones. This can explain why the p-type FG cell has better drain disturb characteristics. Again, for a 10-year lifetime, the p-FG cell has a larger operating gate bias, which means a longer lifetime as shown in Fig. 6.

In summary, the p-FG cell has faster programming speed, but a slower erasing speed. However, the p-type floating-gate cell has much better reliabilities than those of n-type cell, in particular it features less gate disturb, larger lifetime tolerance voltage, three-order improvement in drain disturb, and better data retention characteristics etc. (Table 2). The p-type floating-gate flash cell also has much lower electric field in the ONO dielectric layer by comparing with that of conventional ntype floating-gate during programming. Therefore, fewer electrons will be injected into the ONO dielectric. This is the reason why p-type FG has much better data retention characteristics than that of n-type FG cell.

B. The Operating Scheme Approach

In addition to the gate-engineering approach, operating schemes can also be developed for reliability enhancement beyond the low voltage, low power, and/or high speed performance. The mechanism of the new AHE scheme is given in Fig. 7. First, drain/substrate junction is biased at avalanche breakdown region, from which electrons and holes are generated. The hot electrons will surmount the barrier and contribute to the gate current labeled 1, while holes are attracted toward the deep depletion region and cause impact ionization, which then give rise to gate current labeled 2 via a high field maintained between the gate and substrate. Fig. 8 shows the gate currents at various drain biases, in which FN, BBHE, or AHE dominates at their respective regions. In general, we need a much larger gate bias for BBHE to generate the same level of I_G by comparing to AHE scheme. In other words, a much higher gate voltage in BBHE will induce larger reliability problems. Furthermore, Fig. 9 shows the programming speed comparison between AHE and BBHE schemes. AHE scheme is always faster than BBHE scheme for a substrate bias ranged from 0V to 3V. Also, we see from Fig. 10 that AHE needs a smaller gate voltage for attaining a 10-year lifetime. which is suitable for low voltage operation and more reliable.

For the evaluation of drain disturb, the use of AHE scheme, drain disturb can also be greatly reduced for p-channel cells as given in Fig. 11, in which a 3-order improvement of the drain disturb can be achieved. The physical reason for this drain disturb improvement is that smaller drain bias is needed in the AHE scheme such that the hole injection, component(2), can be reduced.

In summary, we have demonstrated two successful methods to improve the reliability of p-channel flash cells. Results show that the p-FG approach and the AHE scheme offer many advantages. These include a faster programming speed, lower voltage, lower power, better lifetime, and better data retention. In particular, the drain disturb can be largely reduced by either using the p-FG or a low voltage scheme in a p-channel flash cell. This made p-channel possible for its advantages over nchannel flash cells.

Acknowledgments This work was supported by the National Science Council, Taiwan, under grant n-type poly NSC91-2215-E009-067.

References

- [1] S. S. Chung et al., Proc. IRPS, Orlando, p. 67, 2001.
- [2] C. C.-H. Hsu et al., Extended Abs. SSDM, p.
- 140, 1992. T. Ohnakado et al., in IEDM Tech. Digest, p. [3]
- 279, 1995. [4] S. S. Chung et al., Extended Abs SSDM, p. 612,
- 2002 S. S. Chung et at., in Symp. on VLSI [5]
- Technology,

FC Spill	U	P	P*	N+
T _{ex} (Å)	90			
Tma(Å)	T.O/SI3N4/B.O~65/90/55~ 165A(EOT)			
Floating Gate Doping	undoped	BF2 20 Ke v 1 E13	BF2 20Kev 5E13	In-situ

Table 1 The split conditions of floating gate for both p-channel cells used in this study.



Fig. 2 Comparison of the programming charac-teristics for flash cells with different dopant types in the floating gate.



Bake Time (hour)

Fig. 3 Charge loss characteristics of pchannel cells with n- and p-type FG before and after 104 P/E cycles at 250°C.

Characteristics FG type	N-type	5 P-type
Program Speed	Slower	Faster
Erase Speed	Faster	Slower
Endurance	Similar	Similar
Gate Disturb	Worse	Better
Read Lifetime Voltage	Smaller	Larger
Drain Disturb	Worse	Better
Data Retention	Worse	Better

Table 2 The comparison of performance and reliability between p-FG and n-FG p-channel flash cells.



Floating Gate P-channel Cell

10⁻³ 10⁻² 10⁻¹

Disturb Time (sec)

Floating Gate

P doped

A N doped

BBHE

Floating Gate Voltage (V)

Fig. 5 The gate currents of p-channel flash cells

N doped

-0.1

- P doped

with n- and p-type floating gate. The p-type FG cell

has less gate current injection during CHH injection.

⊷7.15V

1/V_{CG}(V⁻¹)

Fig. 6 Lifetime prediction of the operating

gate bias for both n-type FG and p-type FG cells. Note that p-FG shows much larger

10

oxide field. Note that drain-disturb has 3-order

3_order

10

10 vear lifetime

Vce

-0.15

6.85V

Fig. 1 The experimental p-doped floating gate flash cells with split conditions in Table 1. Control samples with n-doped floating gate were also made for comparison.

n-type

a-a p-type

V_D -5V

Threshold Voltage (V)

2.0

0.0

-2.0

-4.0

16-09

1e-10

16-1

18-1

10¹⁰

10⁸

10

104

10²

10

operating gate bias.

scheme. 🗕

Lifetime (sec)

CHH

€

្ច

10⁻⁶ 10⁻⁵







Fig. 8 Measured gate current as a function of drain bias at different gate voltages. The FN, BBHE, and AHE generated currents are shown in their respective regions of operation.



Fig. 9 The programming speed for AHE scheme at different substrate biases and the comparison with BBHE scheme



Fig. 10 The high oxide field gate-disturb characteristics for both n- and p-type floating-gate flash cells before and after 10⁴ P/E cycles (N-channel cell).



Fig. 11 Comparison of the drain-disturb characteristics between BBHE and AHE. Note