

# La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs and Ni Germano-Silicide

C. H. Huang, C. Y. Lin, H. Y. Li, W. J. Chen\*, Albert Chin, and P. Mei\*\*

Dept. of Electronics Eng., National Chiao Tung Univ., Hsinchu, Taiwan

\*Dept. of Materials Science & Eng., National Huwei Inst. of Tech., Huwei, Taiwan

\*\*GlobiTech Inc., Sherman, Texas, USA

**Abstract** — We have used Si<sub>0.3</sub>Ge<sub>0.7</sub> to improve the hole mobility of La<sub>2</sub>O<sub>3</sub> p-MOSFETs. A hole mobility of 55 cm<sup>2</sup>/V-s in nitrided La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFET is measured and 1.8 times higher than the 31 cm<sup>2</sup>/V-s mobility in nitrided La<sub>2</sub>O<sub>3</sub>/Si control p-MOSFET. The Ni germano-silicide shows a low sheet resistance of 4-6 Ω/□ and small junction leakage currents of 3×10<sup>-8</sup> A/cm<sup>2</sup> and 2×10<sup>-7</sup> A/cm<sup>2</sup> for respective P<sup>+</sup>N and N<sup>+</sup>P junctions.

## I. INTRODUCTION

High-k gate dielectrics [1]-[5] have attracted much attention for possibly replacing SiON because of the lower gate leakage current, but the much poor mobility and small process window in high-k MOSFET is a still difficult challenge. The poor mobility is the main issue for advanced device design that may reduce the required high on-state drive current (I<sub>ON</sub>). The mobility degradation in p-MOSFET is especially an important concern because the hole effective mass in p-MOSFET is larger than the electron effective mass in n-MOSFET. The mobility degradation is even worse after surface nitridation but the process is needed to preserve a large process window and maintain the small EOT during thermal cycle [2]. It is known that the hole mobility in Ge has nearly the lowest value among known the III-V and group IV semiconductors, therefore mobility improvement is expected for high-k/SiGe p-MOSFET. However, the conventional UHV/CVD grown SiGe has serious problem of the strain relaxation related poor surface, large junction leakage, and degraded device performance after subsequent thermal cycle [6]-[7]. Recently, we have developed a high temperature stable SiGe process using solid-phase epitaxy [8], and good device integrity of high gate oxide quality, small junction leakage, higher hole mobility, and better I<sub>ON</sub> than Si control devices have been demonstrated [9]-[11]. In this paper, we have used this SiGe technology to improve the device performance of high-k La<sub>2</sub>O<sub>3</sub> p-MOSFET. A hole mobility of 55 cm<sup>2</sup>/V-s in nitrided La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFET that is 1.8 times higher than the 31 cm<sup>2</sup>/V-s mobility in nitrided La<sub>2</sub>O<sub>3</sub>/Si control p-MOSFET. High integrity silicide is another important factor to realize the SiGe MOSFET technology. We have also developed high quality Ni Germano-Silicide on Si<sub>0.3</sub>Ge<sub>0.7</sub>. The Ni germano-silicide shows a low sheet resistance of 4-6 Ω/□ on both P<sup>+</sup>N and N<sup>+</sup>P junctions and much lower than Co germano-silicide. Small junction leakage currents of 3×10<sup>-8</sup> A/cm<sup>2</sup> and 2×10<sup>-7</sup> A/cm<sup>2</sup> are obtained for Ni germano-silicide on P<sup>+</sup>N and N<sup>+</sup>P junctions, respectively. The improved mobility and good Ni Germano-Silicide quality are important to realize high-k dielectric integration into VLSI technology.

## II. EXPERIMENTAL PROCEDURE

Standard 4-in (100) n- and p-type Si wafers were used in this study. After device isolation, the solid-phase epitaxy of Si<sub>0.3</sub>Ge<sub>0.7</sub> is formed by depositing Ge on native oxide free Si surface and rapid thermal annealing at 900 °C. The formed single crystal Si<sub>0.3</sub>Ge<sub>0.7</sub> in active region was confirmed by X-Ray Diffraction (XRD), electron diffraction pattern, and cross-sectional TEM [10]. For high-k La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs, the source-drain p<sup>+</sup> region was first formed by implantation followed by a 950 °C RTA. Then La<sub>2</sub>O<sub>3</sub> gate oxide of ~60 Å was formed by depositing La and oxidation and measured by ellipsometer. More detailed Si<sub>0.3</sub>Ge<sub>0.7</sub> and La<sub>2</sub>O<sub>3</sub> characterization can be found in our previous study [4]-[5], [8]-[11]. Next, NH<sub>3</sub> nitridation was performed at ~550°C before gate electrode formation. The p-MOSFETs and MOS capacitors were fabricated using Al as gate electrode and characterized by I-V and C-V measurements. In addition to La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs, La<sub>2</sub>O<sub>3</sub>/Si control devices were also fabricated as references. For germano-silicide, 10 KeV B<sup>+</sup> or 50 KeV As<sup>+</sup> implantation is performed on the respective n- or p-type Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si wafers followed by 900-950 °C RTA. Then 10 nm Co or 12 nm Ni was deposited. For Co germano-silicide, the first step silicidation was performed at 500 °C and the second phase transformation was excused at 750 to 1000 °C by RTA [8]-[11]. For Ni germano-silicide, only one-step RTA at 350-700 °C was performed. The formed germano-silicide and junction diode were characterized by sheet resistance and leakage current measurements. The structure property of germano-silicide is investigated by cross-sectional TEM.

## III. RESULTS AND DISCUSSION

### A. La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs:

Fig. 1 shows the XRD and diffraction pattern of SiGe formed by solid phase epitaxy. Single crystalline material quality and composition of Si<sub>0.3</sub>Ge<sub>0.7</sub> are confirmed.

We have further characterized the device quality of the formed La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs by C-V measurements shown in Fig. 2. The identical accumulation capacitance with EOT of ~1.6 nm and the same small 10 meV hysteresis measured for both devices indicate that the using SiGe does not have any side effect. The smaller flat band voltage in La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> devices may be due to the smaller energy bandgap, which gives additional flexibility to tune V<sub>T</sub>.

Fig. 3 shows J<sub>G</sub>-V<sub>G</sub> characteristics of both

La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> and La<sub>2</sub>O<sub>3</sub>/Si p-MOSFETs, respectively. The almost identical gate current suggests the Si<sub>0.3</sub>Ge<sub>0.7</sub> channel has little negative effect as compared with Si case. A leakage current of  $\sim 1.5 \times 10^{-4}$  A/cm<sup>2</sup> at 1V that is 4 orders of magnitude lower than SiO<sub>2</sub> at the same EOT. The same gate current is due to nearly the same work function of Si and SiGe and conduction band difference between La<sub>2</sub>O<sub>3</sub> and Si or SiGe.




Fig. 1. XRD and electron diffraction patterns of Si<sub>0.3</sub>Ge<sub>0.7</sub> after ion implantation and post annealing.




Fig. 2. C-V characteristics of La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> MOS capacitors.




Fig. 3 The gate leakage current of La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs under positive gate bias.




Fig. 4. The  $I_D$ - $V_D$  characteristics of La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs.

Fig. 4 shows the  $I_D$ - $V_D$  characteristics of 4  $\mu\text{m}$  La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs plotted at the same  $V_G$ - $V_T$ . Although a relatively large junction leakage of  $1 \times 10^{-7}$  A/cm<sup>2</sup> is measured. Besides the good device I-V characteristics, the Si<sub>0.3</sub>Ge<sub>0.7</sub> has  $\sim 2$  times higher current driving capability than Si device at the same  $V_g$  of -2V. Because the La<sub>2</sub>O<sub>3</sub> was formed on Si and Si<sub>0.3</sub>Ge<sub>0.7</sub> on the same lot with identical inversion capacitance in Fig. 2, the higher hole current is not due to the different gate dielectric. The significantly higher hole current is especially important for high-speed circuit application, which is the fundamental motivation for continuously scaling down.

Because the improved hole current may come from both higher mobility and threshold voltage ( $V_T$ ) difference, we have further measured the transfer  $I_D$ - $V_G$  characteristics. Fig. 5 show the  $I_D$ - $V_G$  and hole effective mobility for both La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs respectively, where the  $V_T$  difference is also included for the mobility extraction shown in Fig. 6.




Fig. 5. The  $I_D$ - $V_G$  characteristics of La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs. The same  $I_{OFF}$  suggests no leakage degradation but with significantly higher  $I_{ON}$ .




Fig. 6. The hole mobility of  $\text{La}_2\text{O}_3/\text{Si}$  and  $\text{La}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}$  p-MOSFETs.

In addition to the higher saturation hole current than  $\text{La}_2\text{O}_3/\text{Si}$  devices, the  $\text{La}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}$  p-MOSFETs have the same off-state current ( $I_{\text{OFF}}$ ) and lower  $V_T$ . The lower  $V_T$  in  $\text{La}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}$  device is due to smaller energy bandgap in  $\text{Si}_{0.3}\text{Ge}_{0.7}$ . Besides the small  $V_T$  difference of 0.2 V, the large hole current improvement is primary coming from the higher mobility using  $\text{Si}_{0.3}\text{Ge}_{0.7}$ . A peak hole mobility of  $31 \text{ cm}^2/\text{V-s}$  is obtained in nitrated  $\text{La}_2\text{O}_3/\text{Si}$  p-MOSFET that is comparable with nitrated  $\text{HfO}_2/\text{Si}$  [2]. In sharp contrast, the  $\text{La}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}$  device shown in Fig. 6 has a higher hole mobility of  $55 \text{ cm}^2/\text{V-s}$  that is 1.8 times higher than the  $\text{La}_2\text{O}_3/\text{Si}$  control devices without using SiGe. In addition to the comparable gate oxide integrity and  $I_{\text{OFF}}$ , the higher mobility and  $I_{\text{ON}}$  indicate the superior device performance can be realized in nitrated high-k  $\text{La}_2\text{O}_3$  p-MOSFETs using solid-phase epitaxy formed SiGe.

#### B. Ni germano-silicide:

Figs. 7 and 8 show the sheet resistance of Ni and Co germano-silicide on  $\text{N}^+\text{P}$  and  $\text{P}^+\text{N}$   $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  junctions, respectively. The Ni germano-silicide exhibits superior sheet resistance than Co germano-silicide, and low sheet resistance of  $6 \Omega/\square$  and  $4 \Omega/\square$  are achieved on respective  $\text{P}^+\text{N}$  and  $\text{N}^+\text{P}$  junctions. From the XRD pattern inserted in Fig. 7, the formed phase is mono-germano-silicide that is the reason to achieve such low sheet resistance. The obtained low sheet resistance from 400 to 600 °C suggests Ni germano-silicide have good thermal stability and large process margin over this temperature range. We have used cross-sectional TEM to study the structure property of formed germano-silicide. Figs. 9 and 10 show the Ni and Co germano-silicide formed at 500 and 900 °C on  $\text{N}^+\text{P}$   $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  junction, respectively. A relatively uniform thickness and smooth surface of Ni germano-silicide is observed, which explains the measured good sheet resistance shown previously in Fig. 8. In contrast, much rougher thickness and strong agglomeration are observed in Co germano-silicide that gives the higher sheet resistance.

We have further studied the junction characteristics of Ni germano-silicide. Figs. 11 and 12 show the junction




Fig. 7. Sheet resistance comparison of Co and Ni germano-silicide on  $\text{P}^+\text{N}$   $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$ .




Fig. 8. Sheet resistance comparison of Co and Ni germano-silicide on  $\text{N}^+\text{P}$ .



Fig. 9. Cross-sectional TEM of Co germano-silicide on  $\text{N}^+\text{P}$   $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$ .




Fig. 10. Cross-sectional TEM of Ni germano-silicide on  $\text{N}^+\text{P}$   $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$ .

leakage current of Ni germano-silicide on P<sup>+</sup>N and N<sup>+</sup>P Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si junctions, respectively. The possible reason may be due to the required higher silicidation temperature used for Co germano-silicide. The leakage current of P<sup>+</sup>N Ni germano-silicide junction decreases as silicidation temperature increasing from 300 to 500 °C, and a minimum leakage current of  $<3 \times 10^{-8}$  A/cm<sup>2</sup> is obtained at 500 °C formation temperature.




Fig. 11. Junction leakage current of Ni germano-silicide on N<sup>+</sup>P Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si.




Fig. 12. Junction leakage current of Ni germano-silicide on P<sup>+</sup>N Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si.

Slightly raise of leakage current was then found with the increasing silicidation temperature. The leakage current of N<sup>+</sup>P Ni germano-silicide junction shows the similar trend of temperature dependence to P<sup>+</sup>N junction, but a slightly higher minimum leakage current of  $<2 \times 10^{-7}$  A/cm<sup>2</sup> is obtained at 600°C. The drastically increase of leakage current at 700 °C may be due to the strong agglomeration at higher temperatures, which is also consistent with the rapid increasing sheet resistance at this temperature shown in Fig. 2.

## IV. CONCLUSION

We have achieved ~2 times higher I<sub>ON</sub> and high hole mobility of 55 cm<sup>2</sup>/V-s in nitrided La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs with almost identical gate oxide leakage current, capacitance density and I<sub>OFF</sub>. For SiGe MOSFET integration, Ni germano-silicide shows low sheet resistance of 4-6 Ω/□ is obtained on both P<sup>+</sup>N and N<sup>+</sup>P Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si, and small junction leakage currents of  $<3 \times 10^{-8}$  and  $2 \times 10^{-7}$  A/cm<sup>2</sup> are measured on respective junctions. The improved hole mobility in La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFET and high quality Ni germano-silicide give another step to realize high-k gate dielectrics for VLSI integration.

## ACKNOWLEDGEMENT

This work has been supported by GlobiTech Inc, USA.

## REFERENCES

- [1] Y. H. Kim, C. H. Lee, T. S. Jeon, W. P. Bai, C. H. Choi, S. J. Lee, L. Xinjian, R. Clarks, D. Roberts, and D. L. Kwong, "High quality CVD TaN gate electrode for sub-100nm MOS devices," in *IEDM Tech., Dig.*, 2001, pp. 667-670.
- [2] K. Oishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. C. Lee, "Reliability characteristic, including NBTI, of polysilicon gate HfO<sub>2</sub> MOSFET's," in *IEDM Tech., Dig.*, 2001, pp. 659-662.
- [3] D. A. Buchanan, E.P. Gusev, E. Cartier, H. Okorn-Schmidt, K. Rim, M. A. Gribelyuk, A. Mocuta, A. Ajmera, M. Copel, S. Guha, N. Bojarczuk, A. Callegari, C. D'Emic, P. Kozlowski, K. Chan, R. J. Fleming, P.C. Jamison, I. Brown, and R. Arndt, "80 nm poly-silicon gated n-FETs with ultra-thin Al<sub>2</sub>O<sub>3</sub> gate dielectric for ULSI applications," in *IEDM Tech., Dig.*, 2000, pp. 223-226.
- [4] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high-k Al<sub>2</sub>O<sub>3</sub> gate dielectric with good mobility and low D<sub>it</sub>," in *Symp. on VLSI Tech.*, 1999, pp. 135-136.
- [5] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, W. J. Chen, "High quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics with equivalent oxide thickness 5-10Å," in *Symp. on VLSI Tech.*, 2000, pp. 16-17.
- [6] Y. Taur and T. K. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge, U.K.: Cambridge Univ. Press, 1998, p. 286.
- [7] S. Verdonck-Vandebroek, E. F. Crabbe, B. S. Meyerson, D. L. Harame, P. J. Restle, J. M. C. Stork, and J. B. Johnson, "SiGe-channel heterojunction p-MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, no. 1, pp. 90-101, 1994.
- [8] Y. H. Wu, W. J. Chen, A. Chin, and C. Tsai, "The effect of native oxide on epitaxial SiGe from deposited amorphous Ge on Si," *Appl. Phys. Lett.*, vol. 74, no. 4, pp. 528-530, 1999.
- [9] Y. H. Wu and A. Chin, "High temperature formed SiGe p-MOSFETs with good device characteristics," *IEEE Electron Device Lett.*, vol. 21, no. 7, pp. 350-352, 2000.
- [10] Y. H. Wu and A. Chin, "Gate oxide integrity of thermal oxide grown on high temperature formed Si<sub>0.3</sub>Ge<sub>0.7</sub>," *IEEE Electron Device Lett.*, vol. 21, no. 3, pp. 113-115, 2000.
- [11] Y. H. Wu, A. Chin, and W. J. Chen, "Thickness dependent gate oxide quality of thin thermal oxide grown on high temperature formed SiGe," *IEEE Electron Device Lett.*, vol. 21, no. 6, pp. 289-291, 2000.