# High Quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics with Equivalent Oxide Thickness 5-10Å

Albert Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen<sup>1</sup>

Dept. of Electronics Eng., National Chiao Tung Univ., Hsinchu, Taiwan <sup>1</sup>Dept. of Mechanical Materials Eng., National Yun-Lin Polytechnic Inst., Huwei, Taiwan Tel: +886-3-5731841, Fax: +886-3-5724361, E-mail: achin@cc.nctu.edu.tw

## Abstract

High quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> are fabricated with EOT of 4.8 and 9.6Å, leakage current of 0.06 and 0.4A/cm<sup>2</sup> and  $D_{it}$  of both  $3x10^{10}$  eV<sup>-1</sup>/cm<sup>2</sup>, respectively. The high K is further evidenced from high MOSFET 's  $I_d$  and  $g_m$  with low  $I_{off}$ . Good SILC and  $Q_{BD}$  are obtained and comparable with SiO<sub>2</sub>. The low EOT is due to the high thermodynamic stability in contact with Si and stable after H<sub>2</sub> annealing up to 550 °C.

## Introduction

Although high K gate dielectrics have attracted much attention recently, further reduction of EOT may be limited by the interface reaction region between high K material and Si [1], [2]. Therefore, the search for thermodynamically stable high K dielectric directly on Si is important to meet future sub-10Å requirement. Besides the required good electrical properties such as low interface trap density (D ii), low leakage current, high breakdown field (E BD) and good reliability, high K material must also be compatible with existing VLSI process. Thus, good stability with H<sub>2</sub> and high transition temperature from amorphous to crystal [2] are necessary to prevent dielectric degradation by H 2 and crystalline structure created defects or dislocations during strain relaxation in process. Previously, we have reported that amorphous Al <sub>2</sub>O<sub>2</sub> directly on Si can meet near all the requirements and stable up to 1000°C [3], except that EOT (21Å) and D<sub>ii</sub> (1x10<sup>11</sup> eV<sup>-1</sup>/cm<sup>2</sup>) are still high. The high D it is unacceptable for IC because of the increased noise [4]. In this paper, we have used amorphous La<sub>2</sub>O<sub>3</sub> (K~27) to achieve 4.8Å EOT and reduced Al <sub>2</sub>O<sub>3</sub> EOT to 9.6Å, where  $La_2O_3$  has similar property as Al<sub>2</sub>O<sub>3</sub> but with even better thermal stability on Si (Table 1). In addition to respective low leakage current of 0.06 and 0.4A/cm<sup>2</sup> for La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>, both dielectrics now have good D<sub>i</sub>  $(3x10^{10} \text{ eV})$  $^{1}/\text{cm}^{2}$ ), E<sub>BD</sub>, SILC, and Q<sub>BD</sub> as compared with SiO<sub>2</sub>.

### Experimental

To avoid any K value reduction, interfacial native oxide is suppressed by HF-vapor passivation and *in-situ* desorption [3] followed by an immediate La or AI evaporation. Because La or AI is highly reactive with O<sub>2</sub>, low oxidation temperatures  $\leq 400^{\circ}$ C is used to reduce metal diffusion into Si. The formed oxides were further annealed in N<sub>2</sub> at 900°C. To reduce gate depletion, AI gate is used for MOS capacitor and transistor to evaluate the electrical characteristics. H<sub>2</sub> annealing at 450-550°C is performed to study the stability with H<sub>2</sub>. Besides achieved higher K, suppression of native oxide is important to obtain a smooth interface, low D<sub>ii</sub>, and high reliability in our previously achieved atomically smooth ultra-thin oxides.

## **Results and Discussion**

A. Gate capacitor:

Fig. 1 presents the J-V characteristics of La  $_2O_3$  and  $Al_2O_3$  capacitors. Comparable leakage current for La  $_2O_3$  on Si or

Si<sub>0.3</sub>Ge<sub>0.7</sub> is obtained that is important for high mobility PMOS [5]. The stacked Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> is used to reduce leakage current for C-V to obtain D<sub>it</sub>. In order to get accurate K and EOT, the oxide thickness is carefully examined by both ellipsometer and TEM in Fig. 2. The very uniform oxide and smooth interface are due to native oxide free surface and high thermal stability in Table 1 as contact with Si. Therefore, low EOT can be expected. Fig. 3 shows the cumulative values for high K oxides, and leakage current of 0.06A/cm<sup>2</sup> for La<sub>2</sub>O<sub>3</sub> and 0.4 A/cm<sup>2</sup> for Al<sub>2</sub>O<sub>3</sub> are obtained. Fig. 4 is the C-V curves and K values of 27 and 8.5 are measured for respective La <sub>2</sub>O<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> that gives the low 4.8Å and 9.6Å EOT (without OM correction). Small hysterisis of 11 and 22mV are measured for respective dielectrics that indicates good quality because of applied high annealing temperature without transition to crystal structure [2]. Fig. 5 shows the measured D  $_{\rm ii}$  of  $3 \times 10^{10}$  $eV^{-1}/cm^2$  from both capacitors. This low D<sub>it</sub> close to thermal SiO<sub>2</sub> is extremely important for circuit to lower 1/f noise [4]. B. Transistor performance with 4.8Å EOT:

We have further fabricated wide gate MOSFETs with 4.8Å EOT. Figs. 6 shows the device  $l_d$ - $V_d$ , and important  $l_d$ - $V_g$  and  $g_m$  are plotted in Fig. 7. The very high current drive and  $g_m$  are due to high K that gives a K of ~27 consistent with C-V measurement. Good device pinch-off  $I_{on}$ <10<sup>-10</sup>A/µm and small sub-threshold swing of 75mV/decade are observed, and the small swing also suggests the low D<sub>it</sub>. The effective mobility is further plotted in Fig. 8. The electron mobility is comparable with published universal mobility data for thermal SiO<sub>2</sub> because of low D<sub>it</sub>.

C. Reliability:

Fig. 9 shows the gate dielectrics under a -2.5V constant stress for 1hr with total  $Q_{inj}$  of  $1.3 \times 10^3$  and  $1.2 \times 10^5$ C/cm<sup>2</sup> for La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>, respectively. No significant charge trapping is occurred during stress, and small SILC for both dielectrics is observed in Fig. 10. Good reliability for 4.8 Å EOT La<sub>2</sub>O<sub>3</sub> is evidenced from the high Q<sub>BD</sub> in Fig. 11 and comparable with current SiO<sub>2</sub> [6]. The good SILC and Q<sub>BD</sub> may be due to the high lattice energy in Table 1. From the 50% failure time, an extrapolated max voltage of 2.3V is obtained for 10 years lifetime that suggests good reliability for VLSI application with 4.8Å EOT and small leakage of 0.06A/cm<sup>2</sup> at1V.

#### Conclusions

We have shown that  $La_2O_3$  is good for EOT down to 5Å and  $Al_2O_3$  is highly competitive for EOT  $\geq 10$ Å.

### References

- 1. B. H. Lee et al, IEDM Tech. Dig. (1999), p.133.
- 2. Y. Ma et al, IEDM Tech. Dig. (1999), p.149.
- 3. A. Chin et al, Symp. on VLSI Tech. (1999), p.135.
- 4. H. Kimijima et al, Symp. on VLSI Tech. (1999), p.119.
- 5. Y. H. Wu and A. Chin, IEEE EDL March, (2000).
- 6. Y. Taur & T. H. Ning, Fund. Modern VLSI Devices, p.106 (1998).

TABLE I. Physical properties for various high-K materials.  $La_2O_3$  shows the best thermal stability when contact with Si.

	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	La,0,	HfO <sub>2</sub>	$ZrO_2$
Contact stability with Si (KJ/mole) Si+MO <sub>2</sub> →M+SiO <sub>2</sub>	stable	+63.4	+98.5	+47.6	+42.3
Lattice energy (KJ/mole)	13125	15916	12452	-	11188
Bandgap (eV)	9.0	8.8		5.7	5.2-7.8
Structure type	amorphous	amorphous	amorphous	crystal T>700°C	crystal T>400- 800°C
Effective K value	3.9	8.5-10	27	~24	11-18.5



Fig. 3. Cumulative distribution of leakage current and breakdown field for  $Al_2O_3$  and  $La_2O_3$  gate dielectrics.



Fig. 6.  $I_d$ - $V_d$  characteristics of 30 $\mu$ mx1200 $\mu$ m NMOSFETs with 33Å La<sub>2</sub>O<sub>3</sub> gate dielectric.



Time (second) Fig. 9. Time evolution of  $I_g$  under -2.5V for 1hr with  $Q_{inj}$  of  $1.3 \times 10^3$  and  $1.5 \times 10^5$ C/cm<sup>2</sup> for respective La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>.



Fig. 1. J-V characteristics for  $Al_2O_3$  (9.6 & 16.5Å EOT) and  $La_2O_3$  (4.8Å EOT) capacitors. Stacked structure is adopted to reduce léakage current for  $D_{it}$  measurement.



Fig. 4. Hysteresis curves for  $Al_2O_3$ and  $La_2O_3$  gate dielectrics.



Fig. 7. Subthreshold characteristic and transconductance for  $33\text{\AA}$  La<sub>2</sub>O<sub>3</sub> NMOSFETs as a function of gate bias.



Fig. 10. Stress induced leakage current and current variation for  $Al_2O_3$  and  $La_2O_3$  under -2.5V for lhr.



Fig. 2. Cross-section TEM of  $Al_2O_3$ and  $La_2O_3$ . Very smooth interface is due to the high thermal stability and native oxide free surface. Both dielectrics are amorphous.



and  $La_2O_3$  on Si. Min  $D_{it}$  of  $3\times10^{10}$  eV<sup>-1</sup>/cm<sup>2</sup> is obtained for both dielectrics and close to SiO<sub>2</sub>/Si.



Fig. 8. Effective electron mobility versus electrical field for  $33\text{\AA}$  La<sub>2</sub>O<sub>3</sub> NMOSFET.



