# **A Physically-Based Built-in Spice Poly-Si TF" Model for Circuit Simulation and Reliability Evaluation**

*Steve* S. *Chung, Darren C. Chen, C. T. Cheng, and C. F. Yeh*  Department of Electronic Engineering, National Chiao Tung University, Taiwan, R.O.C.

## **Abstract**

A Poly-Si TFT model for circuit simulation in Spice is presented, combined with a device degradation model for the first time to evaluate the circuit reliability. Both I-V and C-V models for **the** whole device operating regime have been developed. In the I-V model, emphasis has been taken to derive the mobility degradation induced by the grain boundary potantial barrier height and trap density. The small geometry effect, off-state current and the parasitic BJT effect are also considered in the model. Good agreements between modeled and experimental data were achieved. To evaluate the circuit reliability after electrical stress, the device reliability model has also been developed. Finally, simulation a 27-stage ring oscillator has been demonstrated, which shows delay time of about lnsec per stage.

#### **1. Introduction**

Basically, the poly-Si TFT operates with a floating substrate and its characteristics are easily affected by the imperfection of grain boundaries. Therefore, the characteristics of the poly-Si, **TFT's** cannot be accurately modeled by the bulk **MOSFE?'** model. Recently, some circuit models for poly-Si TFT's are either just modification of bulk **MOS**  models [l] or incomplete [2]. We are in lack of a complete model which can be implemented in commercially available circuit simulator so far. **On** the other hand, the lack of an accurate circuit model will be the major factor limiting TFT circuit integration. Therefore, it is essential to establish a precise poly-Si TFT model for circuit simulation use.

In this paper, we present a complete poly-Si TFT I-V and C-V models for circuit simulation in Spice. The basic formulation of the device model is similar to those we developed in ow previous works [3-5] on **MOS** devices with additions of several special features inherent in TFT. In addition, the device behavior of TFT is different from that of conventional **MOS** device after electrical stress. This has been considered for developing TFT device degradation model. Typical examples for circuit level reliability simulation using Spice has also been demonstrated.

# **2. Formulation of the I-V Model**

The present I-V model is built upon an **MOS** device model that we developed in [3-51 with additions of the small geometry effect, off-state current, parasitic BJT effect, and more importantly a physically-based mobility model by considering the grain boundary trap state and the potential

barrier effect. The drain current from off-state, through subthreshold and weak inversion, to the linear region and saturation region are given **as** follows.

#### A. Linear Region

The linear region drain current of a TFT is given by

$$
I_{DS} = \mu W Q_n(y) dV_C/dy. \tag{1}
$$

Here,  $Q_n$  is the inversion layer charge given by

$$
Q_n = C_{OX}(V_{GS} - V_T - aV_c). \tag{2}
$$

The mobility of electrons at the grain boundary is less than the grain mobility and is dominated by the trap state and the poptential barrier height. Also the vertical field scattering effect can be neglected since with increasing gate voltages the potential barrier height  $(\Psi_h)$  at grain boundaries is reduced and results in more conducting carriers. Therefore, a reasonable channel mobility  $\mu$  is proposed as the following expression:

$$
\mu = \mu_b \exp(-q\Psi_b/kT) \tag{3}
$$

and

$$
\mu_b = \mu_0 / [1 + E_y / E_c] [1 + \alpha N_t(L)]. \tag{4}
$$

Combining eqs. (1) to (4) and integrating it over the channel length, we have the linear region drain current

$$
I_{DS} = \mu_n C_{ox} (W/L) [(V_{GS} - V_T) V_{DS} - 0.5 a V_{DS}^2]
$$
 (5)

where.

and

$$
\begin{array}{c}\n(6)\n\end{array}
$$

$$
\mu_{n} = \frac{\mu_{0} \exp\left(\frac{-\theta}{V_{GS} - V_{T}}\right)}{(1 + \eta V_{DS})(1 + \alpha N_{t}(L))}
$$
\n
$$
V_{T} = V_{FB} + \phi_{S} + K(L, W) \sqrt{\phi_{S}} - \sigma V_{DS}
$$
\n(7)

$$
K(L,W) = K - Q_t(L,W)/(C_{ox}\sqrt{\phi_S})
$$
 (8)

$$
Q_t = -qN_t(L) \tag{9}
$$

 $N_t = t_{inv}/W_g \cdot N_{trap}(L)$ 

$$
a = 1 + 0.5 \frac{\text{K(L,W)}}{\sqrt{\phi_s}} \left( 1 - \frac{1}{(1.744 + 0.836 \phi_s)} \right)
$$
 (11)

In the above formulation, the threshold voltage of the poly-Si TFT considers the small geometry factor  $K(L, W)$  and the effect of trap density  $(N_t)$ . The short channel effect of the  $V_T$ is shown in Fig. 1 and the corresponding  $N_t$ , distribution with channel length is also shown.

 $(10)$ 



**Fig.1** The channel length dependence of the threshold voltage and the corresponding trap densities.

#### *B. Saturation Region*

In the saturation region, not only the channel length modulation **(CLM)** but also the BJT induced currents are included and summarized **as** follows:

$$
I_{DS} = \frac{I_{DSAT}}{1 - \Delta L/L} + I_{DS(BIT)} \tag{12}
$$

where

$$
V_{DSAT} = (V_{GS} - V_T)\hat{a}
$$
 (13)

$$
\Delta L = \sqrt{2} \epsilon_s (V_{DS} - V_{DSAT})/(q N_{sub})
$$
 (14)

$$
I_{DS(BIT)} = \beta_i I_{DSAT} (V_{DS} - V_{DSAT})
$$
  
. 
$$
exp ((-\Delta L \alpha_i) / (V_{DS} - V_{DSAT})).
$$
 (15)

The parasitic BJT effect in poly-Si TFT's mainly results from the extra holes accumulated in the floating substrate and leads to a forward bias of the source junction. The BJT effect induced current is decsribed by eq. (15). Figs. **2-3** show the I-V characteristics of the modeled and experimental data for  $L=10\mu m$  and  $1\mu m$  respectively, in which the BJT effect induced kink current is obviously more severe for the lum device. Our model shows good accuracy for both long- and short-channel devices.

# *C*. Weak Inversion Region **biographic contract in the set of**  $10^3$

The weak inversion region consists of the subthreshold linear region). For the subthreshold region, its current can be  $\mathcal{L}$  **1 f**  $\mathcal{L}$ region and the transition region(between subthreshold and

$$
I_{sub} = \mu_n C_{OX} W/L \cdot f (1 - \exp(-qV_{DS}/kT))(q/kT)^2
$$
  
exp[m (V\_{GS} - V\_T)] (16)

The current in the transition is given by the sum of strong where m is the subthreshold slope and f is a fitting parameter.  $\frac{10}{2}$   $\frac{2}{2}$  6 10 14 18 The current in the transition is given by the sum of strong<br>inversion region current, eq.(5), and the weak inversion Fig. 4 The modeled and measured subthr current, i.e.,

$$
I_{DS} = I_{D,S} + I_{D,W}
$$
 (17)

$$
I_{D,W} = I_{sub} I_T/(I_{sub} + I_T) . \qquad (18)
$$

The difficulty in developing the transition current is to ensure its continuity in that region. Here, we proposed an artifact **by**  finding the current  $I_T$  empirically from experimentally measured I-V data *[6].* The modeled and measured I-V results are compared in Fig.4. The smooth I-V curve in the transition region ensures good convergence of Spice program.



Fig. *2* The modeled and measured output characteristics **of an** nchannel TFT with  $W/L = 10 \mu m$  /  $10 \mu m$ .



[Fig.](#page-2-0) 3 The modeled and measured output characteristics of an nchannel  $TFT$  with  $W/L=10 \mu m / 1 \mu m$ .



Fig. 4 The modeied and measured subthreshold current **of** an nchannel TFT at various V<sub>DS</sub>, in which smooth transition **is** achieved.

6.1.2

# <span id="page-2-0"></span>*D. Off-state Region*

The current in the off-state is given by

$$
I_{off} = I_0 \exp(\alpha \sqrt{E})
$$
 (19)

 $(20)$ 

where  $E = \sqrt{E_{ff}^2 + E_{\perp}^2}$ ,  $E_{ff} = \sqrt{\frac{2qN_{sub}(V_{bi} + V_{DS})}{E_{ci}}}$ ,  $E_{\perp} = \frac{V_{DG} - V_{FB}}{3t_{cr}}$ .

Fig. *5* shows the modeled and experimental I-V curves throughout the whole regimes for various  $V_{DS}$ . The off-state current can be well modeled according to the Poole-Frenkel mechanism **[7]** rather than the common band-to-band tunneling mechanism in MOSFET **[l]** since in TFT's, large amounts of defects in the channel and thicker gate oxide make the trap-assisted thermionic field emission much easier than the field-induced tunneling.



Fig. <sup>5</sup> The modeled and measured transfer curves of an *n*-channel TFT at various V<sub>DS</sub>.

# **3. The Capacitance Model**

The capacitances associated with a TFT device include the gate-drain (or gate-source) overlap capacitance and the intrinsic capacitance. Since the TFT operates with a floating body, there are 12 intrinsic capacitance components required for implementation in Spice. According to the charge density equations for gate  $(q_G)$  channel  $(q_c)$  and bulk charges  $(q_b)$ , we may derive the total charges  $Q_G$ ,  $Q_c$ , and  $Q_B$  using the BSIM approach **[8].** Also, based on the charge partition scheme, we may further divide **Qc** into **Qs** and **QD.** Charge conservation gives  $Q_G+Q_B+Q_S+Q_D= 0$ . We can easily calculate these 12 intrinsic capacitances in a TFT device through  $C_{ij} = \partial Q_i / \partial Q_j$ , where  $i,j = G,D,S$  or  $i = B$ . However, there is considerable BJT current added to the drain current due to the floating body which induces a certain amount of capacitance. This BJT effect induced additional capacitance only occurs in the saturation region and is summarized in Table 1. Fig. 6(a) shows the modeled and experimental  $C_{GD}$  and  $C_{GS}$  versus V<sub>GS</sub> characteristics, which is similar to those of MOSFET but with smaller capacitance values. Fig. **6(b)** shows the modeled and experimental  $C<sub>GD</sub>$  dependence on the  $V<sub>DS</sub>$ , where

we see clearly that the increase of C<sub>GD</sub> at high drain bias is due **to** the BJT effect.

$$
q_{cl}(y) = \frac{I_{DS(BIT)}}{W v(y)} \text{ (linear region)} \quad q_{cl}(y) = \frac{I_{DS(BIT)}}{W v_{sat}} \text{ (saturation region)} (21)
$$
\n
$$
Q_{G(BIT)} \approx -Q_{C(BIT)} = -W \int_{0}^{L \Delta L} q_{cl}(y) dy - W \int_{L \Delta L}^{L} q_{cl}(y) dy
$$
\n
$$
= -C_{ox} W([L \Delta L)/V_{DSAT} + \mu_{b}/v_{SAT}[(V_{GS} - V_{T})V_{DSAT} - 0.5aV_{DSAT}^2]
$$
\n
$$
- [C_{ox} W \mu_{b}/v_{SAT}[(V_{GS} - V_{T})V_{DS} - 0.5aV_{DS}^2] \tag{22}
$$





**Fig.**  $\dot{\text{o}}$  (a) The modeled and measured  $\text{C}_{GD}\text{-V}_{GS}$  and  $\text{C}_{GS}\text{-V}_{GS}$ characteristics at various V<sub>DS</sub>.

(b) The modeled and measured C<sub>GD</sub>-V<sub>DS</sub> characteristics at various V<sub>GS</sub>.

## **4. Degradation Model and Reliability Evaluation**

In general, conventional device degradation mechanism can be one of the following possibilities such as defect state generation in the channel, charge trapped in the gate oxide and the hot carrier effect. In poly-Si TFT's, the hot carrier effect is not severe enough as compared with other degradation mechanisms. The defect state generation **in** the channel **is the**  main degradation mechanism of poly-Si TFT's. Hack *et al.* 

**[9]** pointed out that the device degradation after bias stress **is**  mainly due to the creation of metastable gap states in the channel. These states are uniformly distributed in the channel and can be annealed by the sintering step. To investigate the device degradation after bias stress, assuming a power law of the device current degradation, the trap state of a device after bias **stress** can be represented by

$$
N_{t} = N_{t} + N_{t} \frac{\Delta I_{DS} / I_{DS}}{1 - \Delta I_{DS} / I_{DS}} = N_{t} + N_{t} \frac{At^{n}}{1 - At^{n}}.
$$
 (23)

The degradation rate is dependent on  $V_{GS}$ , L and  $t_{ox}$ , which are closely related to the degradation factor (A). Fig. 7 shows the dependence of drain current degradation and the generated trap states (N:) on the stress time. Fig. **8** shows the comparison of modeled and experimental I-V characteristics before and after the stress. The modeled I-V is calculated by substituting **N;,** eq. (23), into eq. *(6),* the mobility term, to predict the drain current degradation. To evaluate the reliability of TFT circuits, a 27-stage **ring** oscillator circuit before and after stress has been simulated. Fig. 9 shows the simulated output waveforms, in which the stress effect causes an increasing propagation delay time of about Ins per stage. Results in Fig. 10 from the measurement show that the maximum allowable V<sub>DS</sub> is about 9V at the lifetime of 10 years. The bias stress of devices at  $V_{DS}=V_{GS}$  is used with the lifetime chosen at  $\Delta I_D/I_D=10\%$ .

In conclusion, we have successfully developed a Spice compatible TFT model feasible for circuit simulation and reliability evalution. It includes a complete set of device I-V, C-V, and trap state induced reliability model throughout the whole device operating regime. Parameter extraction has also been developed to determine the model parameters and so the model accuracy can be preserved. Several benchmark circuits have also been tested using the modified Spice code. Moreover, a device degradation model has also been implemented successfully in the simulator to evaluate the TFT circuit reliability.

### **Acknowledgments**

The authors would like to acknowledge the financial support by the ERSO, ITRI, under contract E85010, and by the National Science Council, Taiwan, ROC, under contract NSC85-2215-E009-036.

#### **References**

- [ 11 C. C. Li et al., in *IEDM Technical Digest,* p. 497, 1993.
- [2] G. Y. Yang et al., in *IEDM Technical Digest*, p. 953, 1995
- [3] *S . S .* Chung et al., *ZEEE Trans. ED.,* ED-38, p. 1692, 1989.
- [4] *S. S.* Chung et al., *ZEEE Trans. ED.,* ED-38, **p.** 1020, 1990.
- [5] *S . S .* Chung et al., *CICC,* **P.** 9.5.1, 1989.
- [6] *S . S .* Chung et al., *ZEEE ASIC Conference,* **P.** 5.5-1, 1990.
- [7] *S.* K. Madan et **al.,** *ZEEE Tram. ED.,* ED-33, p. 1518, 1986.
- 181 **B.** J. Sheu et al., *IEEE JSSC,* SC-22, 558, 1987.
- [9] M. Hack et al., *IEEE Trans. ED.,* ED-40, p. 890, 1993.



Fig.  $7$ The dependence of current degradation and trap state generation on the stress time.



Fig. 8 Comparison of the modeled and measured device I-V characteristics before and after the stress.



Fig. 9 The simulated output waveforms **of a** 27-stage ring oscillator circuit before and after the stress.



Fig. 10 The measured dependence of lifetime on the stress biases  $(V_{DS} = V_{GS})$ .

6.1.4