

## **Fabrication and Characterization of the Pd-Silicided Emitters for Field-Emission Devices**

Chih-Chong Wang, Tzu-Kun Ku, Ming-Shiann Feng\*, Iing-Jar Hsieh\*\*, and Huang-Chung Cheng

Department of Electronics Engineering and Institute of Electronics,

\*Institute of Material Science and Engineering,

National Chiao Tung University, Hsinchu, Taiwan, Republic of China.

\*\*Department of Electrical Engineering, Chung-Hua Polytechnic Institute,  
Hsinchu, Taiwan, Republic of China.

### **ABSTRACT**

The structure of Pd-silicided field emitters based on the silicon micromachining technology has been demonstrated. The uniform and extremely sharp silicided emitters are formed using wet chemical etching, low-temperature oxidation sharpening (LTOS), coating metal and furnace annealing in N<sub>2</sub> ambient. The sheet resistance and Auger electron spectroscopy (AES) results depict the transformation of silicidation. Transmission electron microscope (TEM) of bright-field, dark-field, and diffraction pattern show the formation of silicided emitters. These emitters have potential applications in vacuum microelectronics to obtain superior lifetime, reliability, and stability.

**Keywords:** Pd, silicided, field emitter, micromachining, sharpening, annealing, TEM, AES

### **1. INTRODUCTION**

Vacuum microelectronic devices have been extensively studied in recent years because of its potential applications in high frequency devices, flat panel displays, microscopy, lithography, and microsensors. Field-emission flat panel displays are the most interesting one for its ultra-high resolution, thin thickness, low power consumption, and good color image. Such properties are particularly desirable for portable computer and electronic avionics displays <sup>1)</sup>.

For most applications, vacuum microelectronic devices had to be maintained in ultrahigh-vacuum conditions which was less than 10<sup>-9</sup> torr. To diminish this problem, it was thus important to choose the appropriate emitter materials that were suitable for a given state and possibly to stabilize the emission. There were some methods to fabricate the field emitters, which consisted of metal, silicon, metal-coated and silicided ones. The first field emitter satisfied the requirements of field-emission devices was the metal emitters, commonly called as "Spindt type" <sup>2)</sup>. The advantage of this type was the high current density that could be achieved for their lower surface work function; the disadvantages included the relatively complicated and non-standard fabrication process to the very-large-scale-integration (VLSI). The emitters were formed by using special electron beam deposition system to deposit metal through near-micron-size gate apertures that were defined lithographically. Hence, precise control of the tip radii and heights of the cones were hard to achieve. The strong temperature dependency of molybdenum emitters was another reliability problem on emission <sup>3)</sup>. On the other hand, the fabrication process of the pyramid-shaped silicon was relatively easily controlled for the tip radii and pyramid heights. The native oxide layer, however, was feasibly produced in the surface of silicon emitters and made the devices deviated from the classical Fowler-Nordheim behavior slightly. Furthermore, the metal-coated microtips with the advantages of silicon one and without the disadvantages of metal one were reported. But if the native oxide layer was not removed completely in the dual-electron-gun evaporation system, the emitter surface would be broken and removed like a result of emitter explosions in the operation <sup>4-6)</sup>. Therefore, the consideration of the reliability and the fabrication technology of the field emitters, made the silicided emitters more suitable for the field emission devices.

Some interesting aspect was to explore the silicides as field emitting materials. High-temperature stability of silicides throughout IC fabrication and actual usage of the devices have been well established. High-temperature solid-state reactions between deposited metals and Si emitter can be activated by sintering. The silicide formation causes the silicide-silicon interface to be free of surface imperfections and contamination. In addition, the work function of the Mo silicides formed by heating the Si/Mo tips are about 10 % smaller than that of a clean Mo surface. The strong metal-Si bonds are moreover indicative of the excellence of the field emitting materials<sup>7)</sup>. The topics of this study are therefore focused on the Pd silicided-emitter. The sheet resistance ( $R_s$ ), Auger electron spectroscopy (AES) and transmission electron microscope (TEM) were used to examine the emitter microstructures and constituents before and after silicidation.

## 2. FABRICATION

The silicon field emission cathode reported here were fabricated on 3-inch, (100)-oriented, 5 ~ 7 ohm-cm phosphorus-doped silicon wafers. After a standard RCA initial cleaning process, 3000 Å-thick SiO<sub>2</sub> layers were thermally grown on the wafers in an O<sub>2</sub> + H<sub>2</sub> ambient at 1100 C to provide a masking material for the following wet chemical etching process, as shown in Figure 1(a). The samples were then photolithographically patterned. The oxide layer was etched using buffer HF acid (or BOE) to form a 40x25 array with 2~5 mm square pads as shown in Figure 1(b). After the photo-resist was removed, the residual oxide pad became the self-aligned etching mask. The silicon pyramids were formed by the isotropic etchant. The etchant consisted of 95% HNO<sub>3</sub>, 3% CH<sub>3</sub>COOH, and 2% HF (vol. %). The etching process was monitored and terminated when the oxide caps were undercut almost completely or a few oxide caps in the arrays had been already released. Then, the initial pyramids, as shown in Figure 1(c), would be formed after these processes. In order to obtain the Fowler-Nordheim emission at moderate voltages, a sharp emitter tip is needed. Low-temperature oxidation sharpening technique (LTOS) is used to sharpen the emitter radius<sup>8)</sup>, as shown in Figure 1(d). The LTOS included reoxidizing the emitter in dry O<sub>2</sub> at 950 C for 2.5 hr and subsequent oxide stripping. This procedure can be repeated as often as necessary to achieve the desired sharpness. Immediately after the sharpened tips were dipped in a concentrated HF, as shown in Figure 1(e), 300 Å-thick Pd film was deposited onto by dual-electron-gun evaporation system, as shown in Figure 1(f). In addition to the substrate with tips, flat Si substrates were also installed into the chamber for comparative studies. The deposition rate of Pd layer was 1.0 Å/s. The vacuum during deposition was maintained to be better than 4\*10<sup>-6</sup> torr. Then, the annealing processes at the temperatures ranging from 200 C to 800 C in N<sub>2</sub> ambient for 60 min were used to form the silicided emitters.

Specimens for cross-sectional TEM observations were prepared and a JEOL-2000FX scanning transmission electron microscope operating at 200 KV was used to examine the microstructures of the formed emitters. In order to protect the silicide emitters, a photoresist was used to cover the whole sample before specimen cleaving. Since the silicided emitters would be milled by the powder which was lapped from the samples. This specimen was cleaved and then lapped from the sides to assure the emitters remained. Then, the specimen was mounted on its side onto a copper ring using epoxy. The acetone was used to remove the photoresist on the silicide emitters and clean the specimen surface. The silicide emitters were studied with the electron beam normal to the emitter axis. The thinning procedure was not necessary because the region near the apex was already electron transparent. The specimen with flat surface for comparison was prepared by the usual process of bonding the identical pieces of the sample face to face, mechanical thinning, dimpling, and finally argon ion milling to electron transparency<sup>9)</sup>.

## 3. RESULTS AND DISCUSSION

Figure 2(a) shows a silicon emitter after low-temperature oxidation sharpening and removing the oxide layer with buffer HF solution. The silicon emitter is not sharpened enough in the oxidation procedure. Therefore, it has a small neck on the apex and the tip radius is in the order of 500 Å. The

apex of this silicon tip will be further sharpened when the oxidation time is added. The sharpening mechanism agrees with the result of Marcus<sup>10</sup>. The final radius of the tip is ranging from 200 Å to 300 Å. The fringes in Figure 2(a) is the thickness effect. Figure 2(b) shows the TEM diffraction pattern corresponding to Figure 2(a). It is the [110]-orientation of silicon, which is normal to the orientation of the emitter. Figure 3(a) shows a TEM bright-field micrograph of a tip deposited with a 300 Å-thick palladium layer. The roughness of the palladium surface is attributed to the Pd grain morphology. Selected area diffraction and dark field images show that the Pd has a grain size less than 100 Å. It can also be seen that the Pd film completely covers all the tip surface. In addition, the emitter has a tip radius less than 300 Å. Figure 3(b) shows a TEM diffraction pattern corresponding to Figure 3(a). The {111}, {200}, {220}, {311}-oriented diffraction rings of polycrystalline palladium are observed. Figure 4(a) shows the TEM micrograph of silicon emitter coated with Pd layer and annealed at 500 C for 60 min. From the dark-field image and the concerning diffraction pattern in Fig. 4(b), it can be seen that the silicide phase Pd<sub>2</sub>Si has completely be formed on the whole emitter surface. In addition, the apex of the emitter is also converted into palladium silicide and the radius of the emitter is keep even after the silicidation. In order to further identify the phase of silicided emitter, a flat silicon substrate deposited with a 300 Å-thick Pd layer and subsequent annealed in N<sub>2</sub> ambient at 200 C for 60 min were also analyzed with TEM. Consequently, the bright-field and diffraction pattern, as shown in Figs. 5(a) and (b), indicate the same Pd<sub>2</sub>Si phase, as those in Figs. 4(a) and (b). R. A. King and his co-authors also reported that the palladium-silicide-coated silicon emitters were identified by the pulse laser atom probe<sup>11</sup>. However, the shape of the emitter was round and the tip radius of the emitter was larger than 1500 Å due to the different fabrication technique of emitter for the King's report.

In order to understand the constituent of the emitters, the performance of Auger electron spectroscopy (AES) was undertaken. Figure 6 shows the AES depth profile for the silicided emitters formed by annealing at 200 C for 60 min. It was observed that the emitters had the palladium atoms twice time more than silicon ones. The phase of these field emitters was thus Pd<sub>2</sub>Si, which has been confirmed by the images of transmission electron microscope. Four-point-probe (4PP) was used to measure the sheet resistance of the silicide films. The sheet resistance results could depict the silicide transformation. The sheet resistance (Rs) slightly increased with annealing temperature initially due to the initial phase transition from Pd to Pd-silicide. Then, the sheet resistance decreased slightly with increasing annealing temperature up to 600 C. It can be attributed to the grain growth of Pd silicide. The sheet resistance increased rapidly when the temperature rises above 600 C. It is due to the island formation of the Pd silicide at 700 C and 800 C annealings. The results was also consistent with the TEM micrographs.

#### 4. CONCLUSIONS

In summary, the palladium-silicided emitters was completely fabricated by etching, low-temperature oxidation sharpening, coating metal and furnace annealing in N<sub>2</sub> ambient. The silicide emitters were demonstrated by bright-field, dark-field images and diffraction pattern of transmission electron microscope, Auger electron spectroscopy and sheet resistance. The silicided phase of the field emitter was first identified by the transmission electron microscopy. In addition, the TEM results are consistent with Auger electron spectroscopy. The silicided emitter can be concluded to be Pd<sub>2</sub>Si. In the consideration of reliability and stability, the silicided emitter is more suitable for the field emission devices.

#### 5. ACKNOWLEDGMENTS


This research was supported in part by the Republic of China National Science Council (ROC NSC) under the Contract No. NSC84-0404-E-009-011. The technical supports from the National Nano Device Laboratory, ROC NSC and the Semiconductor Research Center in National Chiao Tung University were also acknowledged.

## 6. REFERENCES


- 1) J.T. Trujillo and C.E. Hunt, "Fabrication of gated silicon field-emission cathodes for vacuum microelectronics and electron-beam applications," *J. Vac. Sci. Technol. B*, Vol. 11, No. 2, 454 (1993).
- 2) C.A. Spindt, I. Brodie, L. Humphrey, and E.R. Westerberg, "Physical Properties of Thin-Film Field Emission Cathodes With Molybdenum Cnes," *J. Appl. Phys.*, Vol. 47, No.12, 5248 (1976).
- 3) H.H. Busta, B.J. Zimmerman, J.E. Pogemiller, M.C. Tringides, and C.A. Spindt, "Temperature dependence of I-V characteristics of vacuum triodes from 24 to 300 K," *J. Vac. Sci. Technol. B*, Vol. 11, No. 2, 400 (1993).
- 4) J.J. Hickman, G. Bergeron, M. Czarnaski, and D. Kirkpatrick, "Surface composition of Si-Ta<sub>2</sub>Si eutectic cathodes and its effect on vacuum field emission," *Appl. Phys. Lett.* Vol. 61, No. 21, 2518 (1992).
- 5) W.J. Bintz and N.E. McGruer "SiO<sub>2</sub>-induced silicon emitter emission instability," *J. Vac. Sci. Technol. B* 12, 697 (1994).
- 6) R.A. King, R.A.D. Mackenzie, G.D.W. Smith, and N.A. Cade, "Atom probe analysis and emission studies of silicon," *J. Vac. Sci. Technol. B* 12, 705 (1994).
- 7) T. Utsumi, "Keynote Address Vacuum Microelectronics: What's New and Exciting," *IEEE Trans. Electron Devices*, Vol. 38, No. 10, 2275 (1991).
- 8) R.B. Marcus, T.S. Ravi, T. Gmitter, K. Chin, W.J. Orvis, D.R. Ciarlo, C.E. Hunt, and J. Trujillo, "Formation of Silicon Tips With < 1nm Radius," *Appl. Phys. Lett.*, Vol. 56, No. 3, 236 (1990).
- 9) T.S. Ravi, R.B. Marcus, T. Gmitter, H.H. Busta, and J.T. Niccum, "Fabrication of atomically sharp tungsten tips," *Appl. Phys. Lett.*, Vol. 57, No. 14, 1413 (1990).
- 10) R.B. Marcus, T.S. Ravi, T. Gmitter, H.H. Busta, J.T. Niccum, K.K. Chin, and D. Liu, "Atomically sharp silicon and metal field emitters," *IEEE Trans. Electron Devices*, Vol. 38, No. 10, 2275 (1991).
- 11) R.A. King, R.A.D. Mackenzie, G.D.W. Smith, and N.A. Cade, "Field emission and atom probe field ion microscope studies of palladium-silicon-coated silicon emitters," *J. Vac. Sci. Technol. B* 13, 603 (1995).

## FIGURE CAPTIONS


- Fig. 1 Schematic fabrication processes. (a) Thermal oxidation. (b) Mask formation. (c) Silicon etching. (d) Low-temperature oxidation sharpening. (e) Thermal and Mask oxide removed. (f) Metal deposition and silicidation.
- Fig. 2 (a) TEM micrograph of silicon emitter after low temperature oxidation sharpening.  
2 (b) TEM diffraction pattern corresponding to Fig. 2(a).
- Fig. 3 (a) TEM micrograph of a tip clad with a 300 Å-thick as-deposited palladium layer (Pd/Si tip).  
3 (b) TEM diffraction pattern corresponding to Fig. 3(a), showing the diffraction rings of polycrystalline palladium.
- Fig. 4 (a) TEM micrograph of the Pd/Si tip annealed in N<sub>2</sub> ambient at 500 C for 60 min.  
4 (b) TEM diffraction pattern corresponding to Fig. 6(a), showing the diffraction rings of polycrystalline Pd<sub>2</sub>Si.
- Fig. 5 (a) TEM micrograph of the flat silicon substrate deposited with a 300 Å-thick palladium layer and subsequent annealed in N<sub>2</sub> ambient at 200 C for 60 min.  
5 (b) TEM diffraction pattern corresponding to Fig. 4(a), showing the diffraction rings of polycrystalline Pd<sub>2</sub>Si.
- Fig. 6 The AES depth profile for the emitters annealed at 200 C for 60 min.




(a)



(b)



(c)



(d)




(e)




(f)

Fig. 1




(a)




(b)

Fig. 2




(a)




(b)

Fig. 3




(a)




(b)

Fig. 4



(a)



(b)

Fig. 5




Fig. 6