

# A Novel Ion-Bombarded and Plasma-Passivated Charge Storage Layer for SONOS-Type Nonvolatile Memory

Sheng-Hsien Liu, Wen-Luh Yang, Chi-Chang Wu, and Tien-Sheng Chao

**Abstract**—A novel technique combination of ion bombardment (IB) and  $\text{NH}_3$  plasma treatment (PT) has been presented to yield a highly effective charge storage layer for Si/SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si (SONOS)-type nonvolatile memory applications. The IB technique creates additional trap sites within the charge storage layer strikingly to enhance the charge trapping/detrapping efficiency of the storage layer, and the  $\text{NH}_3$  PT passivates shallow trap sites significantly to improve reliability characteristics. The distribution of trap sites corresponding with various energy levels is clearly described by discharge-based multipulse analysis. As compared with the control sample (without IB and  $\text{NH}_3$  PT), the ion-bombarded and  $\text{NH}_3$ -plasma-passivated memory device has faster program/erase speeds and larger memory window. In addition, the competent reliability properties of the ion-bombarded and  $\text{NH}_3$ -plasma-passivated memory, such as good endurance, long data retention, and acceptable disturbance, were also demonstrated in this letter.

**Index Terms**—Discharge-based multipulse (DMP), Flash memory, ion bombardment (IB), metal/ $\text{Al}_2\text{O}_3$ /Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si (MANOS),  $\text{NH}_3$  plasma treatment (PT).

## I. INTRODUCTION

RECENTLY, a large-capacity and highly reliable nonvolatile memory (NVM) has been one of the most serious issues in the consumer electronics market. In order to pursue the goal, scaling down is an essential means and a main approach for pushing next-generation NVM development [1]. However, the recent NVMs have been still dominated by the floating-gate (FG) structure [2], [3]. As continually shrunk, the FG memory will face a critical challenge of data retention for high-density array. Thus, the SONOS-type memory devices have attracted much more interest recently due to simple process, low-voltage operation, and good shrinking capability [4]–[6];

Manuscript received May 7, 2012; revised June 12, 2012; accepted June 30, 2012. Date of publication August 23, 2012; date of current version September 21, 2012. This work was supported by the National Science Council, Taiwan, through Contract NSC 98-2221-E-035-082-MY3. The review of this letter was arranged by Editor T. San.

S.-H. Liu is with the Ph. D. Program of Electrical and Communications Engineering, Feng Chia University, Taichung 40724, Taiwan.

W.-L. Yang is with the Department of Electronic Engineering, Feng Chia University, Taichung 40724, Taiwan (e-mail: wlyang@fcu.edu.tw).

C.-C. Wu is with the Graduate Institute of Biomedical Materials and Tissue Engineering, College of Oral Medicine, Taipei Medical University, Taipei 110, Taiwan.

T.-S. Chao is with Department of Electrophysics, National Chiao Tung University, Hsinchu 300, Taiwan.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2012.2207699

even so, they still have a serious issue in insufficient storage charges as shrunk below 2x nm [7]. It is because the number of trap sites within the storage layer decreases with decreasing the physical thickness of the charge storage layer. It will easily cause the faults in differentiating memory states, particularly in serious charge losses or sensitive disturbance situations.

To increase the number of trap sites within the storage layer under no change in the physical thickness of the charge storage layer, the authors present a novel technique combination of ion bombardment (IB) and  $\text{NH}_3$  plasma treatment (PT) to achieve it. However, this ion-bombarded and  $\text{NH}_3$ -plasma-passivated charge storage layer has high charge trapping/detrapping efficiency and competent reliability for SONOS-type NVMs. The TaN/ $\text{Al}_2\text{O}_3$ /Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si (MANOS) structure was employed in this experiment since it has fast program/erase (P/E) speeds and highly reliable properties as compared with the traditional SONOS memory [8]–[10]. It is attributed to the combination of the high- $k$  blocking layer ( $\text{Al}_2\text{O}_3$ ) and the metal gate (TaN) [11]. The electrical characteristics, including P/E speeds, device endurance, data retention under the different temperatures (room temperature (RT) and 125 °C), and disturbance properties, were demonstrated in this letter.

## II. EXPERIMENTS

The samples were prepared on  $\langle 100 \rangle$  p-type silicon wafers. After the local oxidation of silicon formation, a 3-nm-thick tunneling SiO<sub>2</sub> film was thermally grown by a vertical furnace in an  $\text{N}_2\text{O}$  ambient, followed by a bottom Si<sub>3</sub>N<sub>4</sub> film that was deposited at 780 °C in a low-pressure chemical vapor deposition (LPCVD). Subsequently, an argon IB process was performed on the surface of the bottom Si<sub>3</sub>N<sub>4</sub> at 375 °C for 5 s by high-density plasma chemical vapor deposition (HDPCVD). The RF and dc powers of the IB were 200 and 5 W, respectively. The thickness of the ion-bombarded Si<sub>3</sub>N<sub>4</sub> sample was 3 nm. Afterward, the  $\text{NH}_3$  PT was used on the ion-bombarded Si<sub>3</sub>N<sub>4</sub> sample at 375 °C for 60 s by HDPCVD. The RF power of the  $\text{NH}_3$  PT was 900 W. A 4-nm-thick top Si<sub>3</sub>N<sub>4</sub> was deposited at 780 °C by LPCVD, and then, a 12-nm-thick  $\text{Al}_2\text{O}_3$  was deposited as a blocking layer by metal organic chemical vapor deposition. A TaN film was then deposited as a control gate. Finally, the standard MOSFET processes were performed to complete a MANOS memory device. In addition, the MANOS with IB (without  $\text{NH}_3$  PT) and the control sample (without IB




Fig. 1. (a) Program and (b) erase speeds of the MANOS memory devices. For the erase measurement, all the devices were initially tested at the program state ( $V_{th}$  shift = 6 V).




Fig. 2. (a) Energy-level distribution of trap sites within the  $\text{Si}_3\text{N}_4$  trapping layer. (b) Energy diagram of the MANOS structure.

and  $\text{NH}_3$  PT) were also prepared. The channel width and length of the devices were 10 and  $0.35 \mu\text{m}$ , respectively.

### III. RESULTS AND DISCUSSION

The P/E transients of the MANOS memory devices are shown in Fig. 1(a) and (b), respectively. The Fowler–Nordheim tunneling was used for programming and erasing. The conditions of programming were 16 and 18 V, respectively. In Fig. 1(a), the threshold-voltage ( $V_{th}$ ) shift increases with increasing the applied voltage. It is because a large number of electrons are induced to inject into the storage layer [4]. In addition, it is obvious that, with either the MANOS with (IB +  $\text{NH}_3$  PT) or the MANOS with IB, they exhibit faster program speeds and larger memory windows than the control sample. For the erase measurement, the erasing conditions were  $-16$  and  $-18$  V, respectively. Likewise, both the erase speeds of the MANOS with (IB +  $\text{NH}_3$  PT) and the MANOS with IB are faster than that of the control sample. The results indicate that the ion-bombarded charge storage layer has better charge trapping/detrapping efficiency than the normal charge storage layer without IB. However, the improvement is attributed to the increasing of the number of trap sites within the storage layer, and those additional trap sites are created by the IB process. On the other hand, as compared with the MANOS with IB, the MANOS with (IB +  $\text{NH}_3$  PT) has low charge trapping/detrapping capacity due to the  $\text{NH}_3$  plasma passivating shallow trap sites within the storage layer. In spite of that, for reliability, the passivation of shallow trap sites is a significant contribution.

The distribution of trap sites corresponding with various energy levels is further analyzed by the discharge-based multiple (DMP) technique [12], as shown in Fig. 2(a). Fig. 2(b) displays the related energy diagram of the MANOS structure. Regions I, II, and III in Fig. 2(a) and (b) are mutually corre-




Fig. 3. (a) Endurance properties of the MANOS memory devices. The programming and erasing stresses were  $V_P = +16$  V at  $100 \mu\text{s}$  and  $V_E = -18$  V @ 1 ms, respectively. (b) Data retention characteristics of the MANOS memory devices.

sponding. In the two figures, the energy levels of trap sites in the  $\text{Si}_3\text{N}_4$  trapping layer are divided into three regions, i.e., the shallow (Region I), middle (Region II), and deep (Region III) energy levels. It is shown in Fig. 2(a) that the MANOS with IB has much more trap sites than the control sample. The IB process increases ca. 53% and 27% the number of trap sites in the shallow and the middle energy levels, respectively. Also, it can be found that most of the shallow trap sites and parts of the middle trap sites of the ion-bombarded charge storage layer are passivated after  $\text{NH}_3$  PT. This implies that the  $\text{NH}_3$  plasma passivation is sensitive to shallow trap sites and insensitive to deep trap sites. The result explains why the MANOS with (IB +  $\text{NH}_3$  PT) has low charge trapping/detrapping efficiency as compared with the MANOS with IB. However, the decrease in shallow trap sites is a significant benefit for reliability. Aside from that, Naich et al. reported that the charge centroid is in the upper part of  $\text{Si}_3\text{N}_4$  for the  $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$  dielectric stack [13]. As compared with intrinsic trap sites of the control  $\text{Si}_3\text{N}_4$  sample, hence, IB-induced trap sites are definitely closer to the channel. This explains that the centroid of the ion-bombarded  $\text{Si}_3\text{N}_4$  sample is closer to channel than that of the control  $\text{Si}_3\text{N}_4$  sample. It implies that charge trapped in the ion-bombarded  $\text{Si}_3\text{N}_4$  sample has a larger influence on  $V_{th}$  than that trapped in the control  $\text{Si}_3\text{N}_4$  sample. As can be easily seen, the higher charge trapping/detrapping efficiency for the ion-bombarded charge storage layer is attributed to the contribution of additional trap sites and charge centroid variation.

Fig. 3(a) shows the endurance characteristics. In Fig. 3(a), all the devices exhibit good endurance properties with invisible memory window narrowing, but there occurs a  $V_{th}$  upward shift after frequent P/E cycles. It is because that it is easy for charges to be stored in deep trap sites during high P/E cycles and it is difficult for them to be removed under erasing [4]. Aside from that, the MANOS with IB has a larger  $V_{th}$  upward shift than the others. This is due to the fact that, through the assistance of shallow trap sites, it is easy for charges to be injected into the top dielectric layer and it is also hard for them to be removed. The data retention characteristics at RT and  $125 \text{ }^\circ\text{C}$  are also demonstrated in Fig. 3(b). It is shown that both the MANOS with (IB +  $\text{NH}_3$  PT) and the control sample show better retention properties than the MANOS with IB, and they have the approximate retention characteristics. The MANOS with IB has 17% and 25% charge losses for  $10^6$  s at RT and  $125 \text{ }^\circ\text{C}$ , respectively. Nevertheless, the MANOS with




Fig. 4. Disturbance characteristics of the MANOS memory devices. All the devices were measured at the initial state by applying a gate stress up to  $10^3$  s.

(IB + NH<sub>3</sub> PT) shows 5% and 14% charge losses for  $10^6$  s at RT and 125 °C, respectively. This significant improvement is attributed to the NH<sub>3</sub> plasma passivating most of the shallow trap sites created by the IB process.

Because of the array arrangement in the practical NAND-type memory design, the continuous stressing on a device may influence the states of surrounding devices. Therefore, the disturbance phenomena of the MANOS memory devices were demonstrated to ensure the devices' reliability [14]. Fig. 4 shows the disturbance characteristics at  $V_{\text{stress}} = 18$  V. In the figure, a 0.22-V  $V_{\text{th}}$  shift is obtained at  $V_{\text{stress}} = 18$  V after  $10^3$  s for the MANOS with IB, whereas only a 0.11-V  $V_{\text{th}}$  shift is observed under the same stress condition for both the MANOS with (IB + NH<sub>3</sub> PT) and the control sample. This illustrates that the NH<sub>3</sub> PT significantly improves the disturbance phenomenon caused by the IB process. This is because most of the shallow trap sites created by the IB are eliminated through the NH<sub>3</sub> PT, and these shallow trap sites are sensitive to external voltage.

#### IV. CONCLUSION

In this letter, the IB process strikingly increases the number of trap sites within the storage layer to induce high charge trapping/detrapping efficiency. However, parts of the additional trap sites created by the IB are in relatively shallow energy levels as compared with natural trap sites. It is easy for charges stored in shallow trap sites to escape from the storage layer and to cause reliability degradation. In spite of that, through the NH<sub>3</sub> PT, this reliability degradation caused by the IB has been significantly improved. The NH<sub>3</sub> PT is sensitive to shallow trap sites and insensitive to deep trap sites. Through the combination of the IB process and the NH<sub>3</sub> PT, therefore, the charge storage

layer efficiency can be significantly enhanced under no damage to reliability properties for MANOS NVM.

#### ACKNOWLEDGMENT

The authors would like to thank the processing support from the National Nano Device Laboratories.

#### REFERENCES

- [1] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells—An overview," *Proc. IEEE*, vol. 85, no. 8, pp. 1248–1271, Aug. 1997.
- [2] D. Kahng and S. M. Sze, "A floating gate and its application to memory devices," *Bell Syst. Tech. J. Briefs*, vol. 46, no. 6, pp. 1288–1295, Aug. 1967.
- [3] J.-D. Lee, S.-H. Hur, and J.-D. Choi, "Effects of floating-gate interference on NAND Flash memory cell operation," *IEEE Electron Device Lett.*, vol. 23, no. 5, pp. 264–266, May 2002.
- [4] H.-C. You, T.-H. Hsu, F.-H. Ko, J.-W. Huang, W.-L. Yang, and T.-F. Lei, "SONOS-type Flash memory using an HfO<sub>2</sub> as a charge storage layer deposited by sol-gel spin-coating method," *IEEE Electron Device Lett.*, vol. 27, no. 8, pp. 653–655, Aug. 2006.
- [5] K.-T. Wang, T.-S. Chao, W.-C. Wu, W.-L. Yang, C.-H. Lee, T.-M. Hsieh, J.-C. Liou, S.-D. Wang, T.-P. Chen, C.-H. Chen, C.-H. Lin, and H.-H. Chen, "High-reliability dynamic-threshold source-side injection for 2-bits/cell with MLC operation of wrapped select-gate SONOS on NOR-type Flash memory," *IEEE Trans. Electron Devices*, vol. 57, no. 9, pp. 2335–2338, Sep. 2010.
- [6] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS," *IEEE Circuits Devices Mag.*, vol. 16, no. 4, pp. 22–31, Jul. 2000.
- [7] International Technology Roadmap for Semiconductors, 2011.
- [8] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A novel SONOS structure of SiO<sub>2</sub>/SiN/Al<sub>2</sub>O<sub>3</sub> with TaN metal gate for multi-giga bit Flash memories," in *IEDM Tech. Dig.*, 2003, pp. 26.5.1–26.5.4.
- [9] S. Choi, M. Cho, H. Hwang, and J. W. Kim, "Improved metal-oxide-nitride-oxide-silicon-type Flash device with high-*k* dielectrics for blocking layer," *J. Appl. Phys.*, vol. 94, no. 8, pp. 5408–5410, Oct. 2003.
- [10] C.-H. Lee, S.-H. Hur, Y.-C. Shin, J.-H. Choi, D.-G. Park, and K. Kim, "Charge-trapping device structure of SiO<sub>2</sub>/SiN/high-*k* dielectric Al<sub>2</sub>O<sub>3</sub> for high-density Flash memory," *Appl. Phys. Lett.*, vol. 86, no. 15, p. 152 908, Apr. 2008.
- [11] C. H. Lee, C. Kang, J. Sim, J. S. Lee, J. Kim, Y. Shin, K. T. Park, S. Jeon, J. Sel, Y. Jeong, B. Choi, V. Kim, W. Jung, C. I. Hyun, J. Choi, and K. Kim, "Charge trapping memory cell of TANOS (Si-Oxide-SiN-Al<sub>2</sub>O<sub>3</sub>-TaN) structure compatible to conventional NAND Flash memory," in *Proc. IEEE NVSMW*, 2006, pp. 54–55.
- [12] X. F. Zheng, W. D. Zhang, B. Govoreanu, J. F. Zhang, and J. V. Houdt, "A discharge-based multi-pulse technique (DMP) for probing electron trap energy distribution in high-*k* materials for Flash memory application," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [13] M. Naich, G. Rosenman, and Y. Roizin, "Profiling of deep traps in silicon oxide-nitride-oxide structures," *Thin Solid Films*, vol. 471, no. 1/2, pp. 166–169, Jan. 2005.
- [14] H.-C. You, C.-C. Wu, F.-H. Ko, T.-F. Lei, and W.-L. Yang, "Novel coexisted sol-gel derived poly-Si-oxide-nitride-silicon type memory," *J. Vac. Sci. Technol. B, Microelectron. Nanometer Struct.*, vol. 25, no. 6, pp. 2568–2571, Nov. 2007.