References

- TSU, R., and ESAKI, L.: 'Tunneling in a finite superlattice', Appl. Phys. Lett., 1973, 32, (11), pp. 562-564
- 2 IGA, K., UENOHARA, H., and KOYAMA, F.: 'Electron reflectance of multiquantum barrier (MQB)', Electron. Lett., 1986, 22, (11), pp. 1008 1009
- 3 NEFF, J.G., CHELAKARA, R.V., ISLAM, M.R., FERTITTA, K.G., HOLMES, A.L., CIUBA, F.J., and DUPUIS, R.D.: 'Growth of high-quality InAlP/InGaP quantum wells and InAlP/InGaP super-lattice barrier cladding layers by metal-organic chemical vapour deposition', J. Cryst. Growth, Proc. 7th Int. Conf. on Metalorganic Vapor Phase Epitaxy, 1994, (North-Holland, Amsterdam, 1994, to be published)
- INABA, Y., UCHIDA, T., YOKOUCHI, N., MIYAMOTO, T., KOTAMA, F., and 4 IGA, K.: 'GalnAsP/InP multi-quantum barrier (MQB) grown by chemical beam epitaxy (CBE)', Jpn. J. Appl. Phys., 1993, 32, (2), pp. 760-761
- 5 SWAMINATHAN, V., and MACRANDER, A.T.: 'Materials aspects of GaAs and InP based structures' (Prentice-Hall, Englewood Cliffs, NJ, 1991), pp. 1-40
- FUKUHARA, J., SHIMIZU, S., and YAMAKAWA, H.: 'Selectively doped n-6 InAlAs/InP heterostructures grown by MOCVD', Jpn. J. Appl. Phys., 1990, 29, (11), pp. L1966-L1968
- 7 KRAMES M.R. HOLONYAK N. EPLER LE. and SCHWEIZER H.P.: 'Buried-oxide ridge-waveguide InAlAs-InP-InGaAsP ($\lambda \sim 1.3 \mu m$) quantum well heterostructure laser diodes', Appl. Phys. Lett., 1994, 64, (21), pp. 2821-2823

Inhibition of bird's beak in LOCOS by new buffer N₂O oxide

T.S. Chao, J.Y. Cheng and T.F. Lei

Indexing terms: Silicon, Oxidation

In the Letter new N2O buffer oxide was used to replace the conventional dry oxide for LOCOS isolation. This new structure can result in a shorter bird's beak than the conventional structure without adding extra steps and inducing the defect in silicon substrate.

Introduction: Local oxidation of silicon (LOCOS) has been used as the workhorse isolation technology for MOS devices over the past 20 years [1]. The initial idea is to use nitride as a mask for oxidation. A buffer oxide is used to cushion the transition of stress between the silicon substrate and the subsequently deposited nitride. The edge force from nitride to silicon substrate decreases as the thickness of the buffer oxide increases. Large stress from nitride results in the formation of dislocation under the edge during a later high-temperature oxidation process. The minimum buffer oxide thickness that can be used to avoid the formation of dislocation should be at least one-third the thickness of the nitride layer [2]. Oxidising species can diffuse laterally and oxidise the silicon under the edge of the nitride film, causing a so-called 'bird's beak'. Conventionally, bird's beak encroachment limits the scaling of channel widths to around 1.2-1.5µm. Many methods have been proposed to reduce the effect of bird's beak, such as sealed interface local oxidation (SILO) [3], nitrogen implantation for local oxidation (NILO) [4], poly-buffered LOCOS [5] and fully recessed oxide LOCOS [6]. The proposal of these methods is to achieve sealing of the silicon surface and maintain a minimum stress at the edge. As for sealing the silicon surface, instead of using nitride directly to seal the silicon surface, nitrogen implantation is used to inhibit the oxidation in the NILO method. However, NILO needs a high dose of N2+. In this Letter N2O oxide is used as the new buffer oxide, replacing the conventional dry oxide buffer oxide. The advantage of this structure is that N2O oxide has a native N atom (4atm.%), which piles up at the SiO₂/Si interface during the oxidation process. This nitrogen layer has been proved to retard the oxidation of oxygen species. Hence this method is simple without additional step-like high-dose N implantation in NILO, or nitride film in SILO.



Fig. 1 Cross-section of LOCOS simulated by SUPRENUM 4 of conventional O_2 buffer oxide, and new N_2O buffer oxide



Fig. 2 Normalised defect concentration, vacancies and intersitial, of O oxide and N₂O oxide



Fig. 3 SEM photographs of O_2 and N_2O sample after LOCOS processes $a O_2$ sample $b N_2O$ sample

Simulation and result: LOCOS was simulated in SUPRENUM 4. The structure of N₂O oxide was implemented as a two-layer structure [7]. The top layer is pure oxide. The bottom layer on the sili-

ELECTRONICS LETTERS 16th February 1995 Vol. 31 No. 4

con substrate is the oxynitride (20Å). This is because, during the N₂O oxidation, nitrogen only piles up at the SiO₂/Si interface. This layer had been characterised as an oxynitride film with a refractive index N = 1.77 and thickness around 20Å. Fig. 1 shows the result of LOCOS with a buffer of O_2/N_2O oxide. For the O_2 sample, the simulated structure is Si₃N₄ (1500Å)/SiO₂ (200Å)/Si. For the N₂O sample, the structure is Si₃N₄ (1500Å)/SiO₂ (180Å)/oxynitride (20 Å)/Si. The samples were oxidised at 980°C for 140min. Clearly, the N₂O sample exhibits a shorter bird's beak (4800Å) than conventional O_2 (6400Å). The vacancies and interstitial under the field oxide were also simulated. Fig. 2 shows the normal defect concentration of vacancies and interstitial for N2O sample and O2 sample. There is no difference for vacancies and little increase in interstitial for the N₂O sample. In the experiment, 6 in, p-type (100), $15-25\Omega$ cm wafers were used. After RCA cleaning processes, samples were oxidised in N_2O and O_2/N_2 (1:6) ambients to grow 100Å oxide at 900°C for 100min. Samples were then put into an LPCVD system to deposit 1200Å Si₃N₄ film. Active regions were defined and etched by an Si₃N₄ etcher. Wet oxidation was conducted at 980°C for 80min. The bird's beak of the sample was characterised by SEM. Fig. 3a and b show the SEM results. In Fig. 3a the conventional O2 oxidising encroaches significantly into the SiO₂/Si interface, while in Fig. 3b, in the N₂O sample, the encroachment is retarded. The length difference from the flat on the field oxide to the bird's beak for these two samples is 800Å.

Conclusion: The N₂O oxide used as the new buffer oxide for LOCOS has been investigated. From the simulation, this new structure causes no additional effect on vacancies and interstitial, and reduces the length of the bird's beak simultaneously. The new structure is simple, just replacing O_2 by the N₂O, and could be a candidate for future isolation technology.

© IEE 1995 19 December 1994 Electronics Letters Online No: 19950208

T.S. Chao (National Nano Device Laboratory, 1001-1 Ta Hsueh Road, Hsinchu 300, Taiwan, Republic of China)

J.Y. Cheng and T.F. Lei (Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, Republic of China)

References

324

- KOOL E., and APPELS. J.A.: 'Selective oxidation of silicon and its device applications' in HUFF, H.R., and BURGESS, R. (Eds.): 'Semiconductor Silicon 1973'. The Electrochemical Symp. Series, Princeton, NJ, 1973
- 2 CRAVEN. D.R., and STIMMELL, J.B.: Semiconductor International, Hune, 1989, pp. 59-61
- 3 DEROUX-DAUPHIN, P., and GONCHOND, J.P.: 'Physical and electrical characterization of a Silo isolation structure', *IEEE Trans.*, 1985, ED-11, pp. 2392-2398
- 4 BERRUYER, P., and BRUEL, M.: 'Nitrogen implantation for local inhibition of oxidation', *Appl. Phys. Lett.*, 1987, **50**, (2), pp. 89-91
- 5 SHIMIZU, N., NAITO, Y., ITOH, Y., SHIBATA, Y., HASHIMOTO, K., NISHIO, M., ASAI, A., OHE, K., UMIMOTO, H., and HIROFUJI, Y.: 'A polybuffer recessed LOCOS process for 256 Mbit DRAM'. IEDM, 1992, pp. 279-280
- 6 JACQER. R.C.: 'Introduction to microelectronic fabrication' (Addison-Wesley, Reading, MA, 1988)
- CHAO, T.S., CHEN, W.H., SUN, S.C., and CHANG, H.Y.:
 'Characterizations of oxide grown by N₂O', *J. Electrochem. Soc.*, 1993, 140, pp. 2905-2908

Low-frequency noise of selectively dry-etch gate-recessed GaAs MESFETs

I.G. Thayne, K. Elgaid, M.R.S. Taylor, M.C. Holland, S. Fairbairn, N.I. Cameron, S.P. Beaumont and G. Belle

Indexing terms: MESFETs, Reactive ion etching, Semiconductor device noise

The authors report the input referred low-frequency noise (2-100 kHz) spectra of 0.2µm-gate-length GaAs MESFETs which were gate-recess-etched using a selective Freon 12 based dry-etching process. For comparison, the noise spectra of nonselective wetchemical, ammonia-based gate-recess-etched devices are also presented. Little change in low-frequency noise performance is observed for devices dry-etched for 30–50s, demonstrating the latitude of the dry-etch process. Additionally, the input referred noise of the wet-etched devices was greater than that of 30, 40 and 50s dry-etched devices, suggesting that the dry-etching process may passivate traps contributing to the low-frequency noise component of the MESFETs.

Introduction: One of the yield-limiting processes in short-gatelength ($< 0.25\mu$ m) MESFET- or HEMT-based monolithic microwave integrated circuits is device-to-device reproducibility of the gate-recess etch depth. This has resulted in considerable research into selective gate-recess etching processes where highly reproducible gate-recess depths can be achieved by selective etching of the epilayers in the transistor material structure. A highly uniform Freon 12 based selective dry-etch gate-recess with etch selectivity of 4000:1 between GaAs and AlGaAs has been successfully demonstrated in the fabrication of high-performance GaAs MESFETS [1]. The microwave gain and noise performance of these devices was comparable with state-of-the-art pseudomorphic HEMTs [2].

To date, little work has been reported on the low-frequency noise performance of dry-etched MESFETs and HEMTs, despite the fact that it is primarily determined by trapping mechanisms in the device channel, and so may be sensitive to damage introduced by the etching process. Transistor low-frequency noise performance is also a figure of merit in oscillator-based microwave circuits where the low-frequency noise component is converted into microwave phase noise by active device nonlinearities [3].

In this Letter the low-frequency noise performance of GaAs MESFETs gate-recessed using a Freon 12 process is presented and compared with nonselective wet-chemical-etched devices.



Fig. 1 Material structure

Device fabrication and measurement system: The material structure on which devices were fabricated is shown in Fig. 1. The structure was grown by molecular beam epitaxy on a (100) semi-insulating GaAs substrate. All levels of lithography used to fabricate the 60 µm-wide MESFETs of this study were written using a Leica Cambridge EPBG-5 Beamwriter. The 0.2µm footprint T-gate was defined using a trilayer resist system [4]. The selective dry-etched gate-recess was performed using a Freon 12 based chemistry to etch the GaAs cap layers (total thickness 39 nm), stopping on the 5nm Al_{0.3}Ga_{0.7}As etch stop layer [1]. Four samples were dry-etched

ELECTRONICS LETTERS 16th February 1995 Vol. 31 No. 4