

# On-Current Decrease After Erasing Operation in the Nonvolatile Memory Device With LDD Structure

Geng-Wei Chang, Ting-Chang Chang, Yong-En Syu, Ya-Hsiang Tai, and Fu-Yen Jian

**Abstract**—The on-current decrease phenomenon is observed after erasing operation in the silicon–oxide–nitride–oxide–silicon thin-film transistors (TFTs) with lightly doped drain (LDD) structure. As nonvolatile memory, when the TFT is programmed again, the on-current decrease phenomenon can be recovered. The on-current decrease and recovery are explained by the energy band diagrams at different drain biases. The explanation implies that this phenomenon only appears in the device with LDD structure, but not in the device without LDD structure, which is experimentally verified.

**Index Terms**—Lightly doped drain (LDD), nonvolatile memory, on-current decrease, silicon–oxide–nitride–oxide–silicon thin-film transistor (SONOS TFT).

## I. INTRODUCTION

SILICON–oxide–nitride–oxide–silicon (SONOS) technology has been considered as a replacement for floating gate nonvolatile memory due to the simple structure and process, low voltage operation, and its immunity to extrinsic charge loss [1], [2]. Silicon nitride and its interface with silicon dioxide provide an alternative for this charge storage where the highly localized storage of charge at an increased number of sites may allow a further scaling of the insulator thickness [3]. The scaling of SONOS devices also offers improved performance with a small cell size. However, the short-channel effect owing to the scaling down arises from the high electric field in the channel region [4]–[7]. High electric fields cause undesired hot-carrier injection into the oxide, leading to oxide charging and subsequent threshold-voltage shift. The lightly doped drain (LDD) structure is a solution to avoid this effect, which not only increases breakdown voltage [8] but also reduces impact ionization (and thus hot-electron emission) by spreading the

high electric field at the drain pinchoff region into the n-region [9], [10]. In addition, the SONOS memory and display switch devices can be integrated on the same glass substrate for a potential system-on-panel technology. This approach will make a display more compact and reduce both the fabrication and the assembly costs. However, conventional poly-Si thin-film transistors (TFTs) suffer from an anomalous OFF-state leakage current, namely, gate-induced drain leakage (GIDL), which increases with gate voltage [11], [12]. The leakage hinders poly-Si TFTs being used as switching devices in applications [13], [14]. Therefore, the poly-Si TFT with LDD structure is one of the most promising candidates for the switching elements in future high-performance large-area active matrix liquid crystal displays because the LDD structure can effectively suppress the leakage current to less than 1 pA/pixel [15], [16]. However, an on-current decrease phenomenon is observed after erasing operation in SONOS TFT memory devices with LDD structure. In this letter, we investigate the on-current decrease phenomenon and explain it with energy band diagrams. According to the explanation, this phenomenon only takes place in LDD devices, which is verified by the device without LDD structure subject to the same programming/erasing operation.

## II. EXPERIMENTAL SETUP

The devices for this study are n-channel SONOS TFTs with the top gate and LDD structure. The detailed fabrication procedures are as follows. A silicon oxide buffer layer and a 50-nm-thick undoped amorphous-Si (a-Si) film were deposited sequentially by plasma-enhanced chemical vapor deposition at 380 °C, followed by dehydrogenation via a furnace annealing process at 450 °C. Then, the a-Si film was crystallized by a 308-nm XeCl excimer laser with a line-shaped beam power of 350 mJ/cm<sup>2</sup>. After the active region was patterned by plasma dry etching, the source/drain regions as well as the LDD regions were defined by a mask and formed by a mass-separated ion implanter technique. The LDD implant was done with 60 keV/10<sup>13</sup> cm<sup>-2</sup>, and the LDD length is 1.25 μm. The stack of ONO gate consists of 40-nm top oxide, 20-nm silicon nitride, and 10-nm bottom (tunneling) oxide, respectively. The electrical properties of SONOS TFTs with  $L = 6 \mu\text{m}$  and  $W = 6 \mu\text{m}$  were analyzed by using an Agilent 4156-C and Agilent B-1500 system. For comparison, the n-channel SONOS TFTs without LDD structure are also made and investigated.

## III. RESULTS AND DISCUSSION

Fig. 1(a) shows the evolution of the transfer characteristics ( $I_D - V_G$ ) of a SONOS TFT for different erasing times. Before

Manuscript received February 18, 2011; revised May 4, 2011; accepted May 21, 2011. Date of publication June 23, 2011; date of current version July 27, 2011. The review of this letter was arranged by Editor T. San.

G.-W. Chang is with the Institute of Electro-Optical Engineering, Department of Photonics, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: b922030049@gmail.com).

T.-C. Chang and Y.-E. Syu are with the Department of Physics and the Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, Kaohsiung 804, Taiwan (e-mail: tcchang@mail.phys.nsysu.edu.tw; syuyogen@gmail.com).

Y.-H. Tai is with the Display Institute, Department of Photonics, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: yhtai@mail.nctu.edu.tw).

F.-Y. Jian is with the Department of Physics and the Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, Kaohsiung 804, Taiwan, and also with the Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: fyjian@gmail.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2011.2158182




Fig. 1. (a)  $I_D$ - $V_G$  curves of SONOS TFT with LDD structure for different erase times. (b) Corresponding electron distribution and the energy band diagram near the drain region after erase.

the erasing operation, the memory device was programmed by a gate bias of 40 V for 10 s. Thus, electrons are injected from the channel through the tunnel oxide to the nitride layer by Fowler–Nordheim (FN) tunneling because of the gate-bias-induced high electron field [17]. After the erasing operation at a gate bias of  $-40V$  for  $10^{-3}s$ , it is found that the curve shifts left slightly and the on current decreases. For the FN erasing process, the mobility of holes is slower than that of electrons because the effective mass of holes is heavier than that of electrons [18], [19]. As short as  $10^{-3}s$  of the erasing time, only very few carriers can tunnel through the oxide barrier. Extending the erasing time to 10 s, the transfer curve largely shifts from 2 to  $-0.2V$ , and the on current significantly decreases from  $6.61 \times 10^{-7}$  to  $3.47 \times 10^{-8} A$ . The electrons trapped at the storage layer are uniformly distributed in the nitride layer above the channel as well as the LDD region after the FN programming operation. After the erasing operation, only the trapped electrons above the channel area are erased, but those above the LDD region still remain, as shown in Fig. 1(b). On the other hand, the trapped electrons, above the LDD region, are hardly erased because LDD greatly suppresses the electron field induced by the gate bias. The charge above the area of the LDD region results in the curvature in the energy bands, and thus the potential barriers, which impedes the movement of free carriers from source to drain. Even though the inversion channel region is still induced by the gate voltage, the electrons existing at the area above the LDD region in the nitride layer make carrier transport from source to drain more difficult. In addition, it can be seen that the device exhibits good retention for  $10^4$  s at  $150^\circ C$  with no significant decline in the memory window. Therefore, the charge was mainly trapped in the nitride layer rather than in the bottom oxide.

The on-current decrease phenomenon can be recovered by the proceeding programming operation, as shown in Fig. 2(a). After the FN tunneling programming process at the gate bias of 40 V for 10 s, the curve shifts back, and the on current is restored. Electrons injected from the channel to the nitride layer by FN tunneling are distributed uniformly. The height of the potential barrier above the area of the LDD region is no more increased because of the locally trapped carriers in the storage layer, as shown in Fig. 2(b). Therefore, the programming operation restores the smoothness of the carrier transport, and the on-current decrease phenomenon is recovered.

To confirm the role of the potential barrier above the area of the LDD region, the transfer characteristics of the SONOS TFT




Fig. 2. (a) Transfer characteristics of SONOS TFT before and after the second program operation. (b) Energy band diagram after the second program operation.




Fig. 3. (a)  $I_D$ - $V_G$  curves of SONOS TFT at the different  $V_D$ 's at the erase state. Inset shows those curves at program state. (b) Energy band diagram at the different  $V_D$ 's at erasing state.




Fig. 4. (a) Transfer characteristics of SONOS TFT without LDD structure at program/erase states. (b) Energy band diagram at erasing state.

at the different  $V_D$ 's are shown in Fig. 3(a). At the erasing state, the drain current rises with increasing  $V_D$ . In the saturation region, when  $V_D$  increases from 1 to 2 V, the drain current raises significantly. The potential barrier is lowered by the exerted drain bias, as shown by the energy band diagram in Fig. 3(b). It is attributed to the fact that the movement of electrons from source to drain is impeded in the area of the LDD region. As for the programming state, the band is flat above the area of the LDD region. The on current only raises a little, while  $V_D$  increases from 1 to 2 V, as shown in the inset in Fig. 3(a).

In order to confirm the effect of LDD, we measured the memory device without LDD structure. The results are shown in Fig. 4(a). At the programming state, the transfer curve is the same as that of the device with LDD structure. After the erasing operation, the transfer characteristic shifts left in the same way. However, the on-current decrease phenomenon does not appear. For the device without LDD structure, since electrons are gathered above the area of the drain terminal, the barrier has no effect on the carrier transportation from source to drain, as shown in Fig. 4(b).

#### IV. CONCLUSION

In conclusion, the on-current decrease phenomenon for SONOS TFTs with LDD structure has been discussed in this letter. After the next operation of programming, this on-current decrease can be recovered. The role of the potential barrier in the area of the LDD region has been explained. It is verified by varying  $V_D$  under both the programming and erasing states. It is further verified by comparing the results of the devices with and without LDD structure subject to the same programming/erasing operation. Even though the LDD device possesses the advantage of suppressing GIDL, the on-current decrease after the erasing operation becomes a drawback in the application.

#### REFERENCES

- [1] C. T. Swift, G. L. Chindalore, K. Harber, T. S. Harp, A. Hoefer, C. M. Hong, P. A. Ingersoll, C. B. Li, E. J. Prinz, and J. A. Yater, "An embedded 90 nm SONOS nonvolatile memory utilizing hot electron programming and uniform tunnel erase," in *IEDM Tech. Dig.*, 2002, pp. 927–930.
- [2] S. C. Chen, T. C. Chang, P. T. Liu, Y. C. Wu, P. H. Yeh, C. F. Weng, S. M. Sze, C. Y. Chang, and C. H. Lien, "Nonvolatile polycrystalline silicon thin-film-transistor memory with oxide/nitride/oxide stack gate dielectrics and nanowire channels," *Appl. Phys. Lett.*, vol. 90, no. 12, pp. 122 111-1–122 111-3, Mar. 2007.
- [3] M. K. Kim, S. D. Chae, C. W. Kim, J. Kim, and S. Tiwaria, "The effects of ONO thickness on memory characteristics in nano-scale charge trapping devices," in *VLSI Symp. Tech. Dig.*, 2007, pp. 1–2.
- [4] A. Datta and S. Mahapatra, "A comprehensive analysis on scaling prospects of dual-bit channel engineered SONOS NOR-flash EEPROM cells," *Solid State Electron.*, vol. 54, no. 4, pp. 397–404, Apr. 2010.
- [5] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS," *IEEE Circuits Devices Mag.*, vol. 16, no. 4, pp. 22–31, Jul. 2000.
- [6] L. J. Chen, Y. C. Wu, J. H. Chiang, M. F. Hung, C. W. Chang, and P. W. Su, "Polycrystalline silicon thin-film flash memory with Pi-gate structure and HfO<sub>2</sub> charge trapping layer," *Jpn. J. Appl. Phys.*, vol. 48, no. 12, pp. 120 215-1–120 215-3, Jan. 2009.
- [7] J. Heo, D. Kim, C. W. Kim, and I. Chung, "Qualitative doping area characterization of SONOS transistor utilizing scanning capacitance microscopy (SCM) and scanning spread resistance microscopy (SSRM)," *Mater. Sci. Eng.*, vol. 124/125, pp. 301–304, Dec. 2005.
- [8] F. S. Lai, "An analytical model to estimate the avalanche breakdown voltage improvement for LDD devices," *Solid State Electron.*, vol. 28, no. 10, pp. 959–965, Oct. 1985.
- [9] S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchlow, and J. F. Shepard, "Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor," *IEEE Trans. Electron Devices*, vol. 27, no. 8, pp. 1359–1367, Aug. 2005.
- [10] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. New York: Wiley, 2007.
- [11] T. C. Chen, T. C. Chang, F. Y. Jian, S. C. Chen, C. S. Lin, M. H. Lee, J. S. Chen, and C. C. Shih, "Improvement of memory state misidentification caused by trap-assisted GIDL current in a SONOS-TFT memory device," *IEEE Trans. Electron Devices Lett.*, vol. 30, no. 8, pp. 834–836, Aug. 2009.
- [12] C. S. Lin, Y. C. Chen, T. C. Chang, S. C. Chen, F. Y. Jian, H. W. Li, T. C. Chen, C. F. Weng, J. Lu, and W. C. Hsu, "Anomalous capacitance induced by GIDL in P-Channel LTPS TFTs," *IEEE Trans. Electron Devices Lett.*, vol. 30, no. 11, pp. 1179–1181, Nov. 2009.
- [13] P. S. Shih, C.-Y. Chang, T.-C. Chang, T.-Y. Huang, D.-Z. Peng, and C.-F. Yeh, "A novel lightly doped drain polysilicon thin-film transistor with oxide sidewall spacer formed by one-step selective liquid phase deposition," *IEEE Trans. Electron Devices Lett.*, vol. 20, no. 8, pp. 421–423, Aug. 1999.
- [14] I. W. Wu, "Poly-Si TFT LCD technology and prospect of future displays," in *Proc. EDMS*, 1997, p. 309.
- [15] Z. Xiong, H. Liu, C. Zhu, and J. K. O. Sin, "A novel self-aligned offset-gated polysilicon TFT using high-  $k$  dielectric spacers," *IEEE Trans. Electron Devices Lett.*, vol. 25, no. 4, pp. 194–195, Apr. 2004.
- [16] H. W. Zan and K.-M. Wang, "The channel length extension in poly-Si TFTs with LDD structure," *IEEE Trans. Electron Devices Lett.*, vol. 29, no. 9, pp. 1034–1036, Sep. 2008.
- [17] M. Lenzlinger and E. H. Snow, "Fowler–Nordheim tunneling into thermally grown SiO<sub>2</sub>," *J. Appl. Phys.*, vol. 40, no. 1, pp. 278–283, Jan. 1969.
- [18] C. Bulucea, "Recalculation of Irvin's resistivity curves for diffused layers in silicon using updated bulk resistivity data," *Solid State Electron.*, vol. 36, no. 4, pp. 489–493, Apr. 1993.
- [19] C. Jacoboni, C. Canali, G. Ottaviani, and A. A. Quaranta, "A review of some charge transport properties of silicon," *Solid State Electron.*, vol. 20, no. 2, pp. 77–89, Feb. 1977.