

Investigation of extra traps measured by charge pumping technique in high voltage zone in p-channel metal-oxide-semiconductor field-effect transistors with HfO2/metal gate stacks

Szu-Han Ho, Ting-Chang Chang, Bin-Wei Wang, Ying-Shin Lu, Wen-Hung Lo, Ching-En Chen, Jyun-Yu Tsai, Hua-Mao Chen, Guan-Ru Liu, Tseung-Yuen Tseng, Osbert Cheng, Cheng-Tung Huang, and Xi-Xin Cao

Citation: Applied Physics Letters 102, 012106 (2013); doi: 10.1063/1.4773914

View online: http://dx.doi.org/10.1063/1.4773914

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/102/1?ver=pdfcov

Published by the AIP Publishing

## Articles you may be interested in

Abnormal threshold voltage shift under hot carrier stress in Ti1xNx/HfO2 p-channel metal-oxide-semiconductor field-effect transistors

J. Appl. Phys. 114, 124505 (2013); 10.1063/1.4822158

Investigation of an anomalous hump in gate current after negative-bias temperature-instability in HfO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors

Appl. Phys. Lett. 102, 012103 (2013); 10.1063/1.4773479

Analysis of anomalous traps measured by charge pumping technique in HfO2/metal gate n-channel metal-oxide-semiconductor field-effect transistors


Appl. Phys. Lett. 101, 233509 (2012); 10.1063/1.4769444

Analysis of an anomalous hump in gate current after dynamic negative bias stress in HfxZr1-xO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors

Appl. Phys. Lett. 101, 052105 (2012); 10.1063/1.4739525

Anomalous negative bias temperature instability behavior in p -channel metal-oxide-semiconductor field-effect transistors with Hf Si O N Si O 2 gate stack

Appl. Phys. Lett. 90, 233505 (2007); 10.1063/1.2745649





## Investigation of extra traps measured by charge pumping technique in high voltage zone in p-channel metal-oxide-semiconductor field-effect transistors with HfO<sub>2</sub>/metal gate stacks

Szu-Han Ho,<sup>1</sup> Ting-Chang Chang,<sup>2,a)</sup> Bin-Wei Wang,<sup>3</sup> Ying-Shin Lu,<sup>2</sup> Wen-Hung Lo,<sup>2</sup> Ching-En Chen,<sup>1</sup> Jyun-Yu Tsai,<sup>2</sup> Hua-Mao Chen,<sup>4</sup> Guan-Ru Liu,<sup>2</sup> Tseung-Yuen Tseng,<sup>1</sup> Osbert Cheng,<sup>5</sup> Cheng-Tung Huang,<sup>5</sup> and Xi-Xin Cao<sup>3</sup>

(Received 9 November 2012; accepted 17 December 2012; published online 8 January 2013)

This letter investigates extra traps measured by charge pumping technique in the high voltage zone in p-channel metal-oxide-semiconductor field-effect transistors with HfO<sub>2</sub>/metal gate stacks. N-V<sub>high level</sub> characteristic curves with different duty ratios show that the hole discharge time ( $t_{base level}$ ) dominates the value of extra traps. By fitting ln (N ( $t_{base level} = 1\mu s$ ) – N ( $t_{base level}$ )) –  $\Delta t_{base level}$  at different temperatures and computing the equation  $t = \tau_0$  exp ( $\alpha_{h,SiO2}d_{SiO2} + \alpha_{h,HfO2}d_{HfO2,trap}$ ), the results show that these extra traps measured by the charge pumping technique at high voltage zone can be attributed to high-k bulk shallow traps. © 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4773914]

With the scaling down of metal-oxide semiconductor field-effect transistors (MOSFETs), conventional SiO<sub>2</sub>-based dielectric is only a few atomic layers thick, causing gate current to rise, power dissipation to increase, and performance to degrade. Besides, conventional SiO<sub>2</sub>-based dielectrics have approached their physical limits. Hence, replacing SiO<sub>2</sub>-based dielectrics with high-k based dielectrics is a valid solution to these problems. In addition, high-k/metal gates can be integrated with techniques such as silicon on insulator (SOI), <sup>1-3</sup> strained-silicon, <sup>4,5</sup> and multi-gate to improve device characteristics. As recommended in the International Technology Roadmap for Semiconductors, Hf-based dielectrics have been heavily studied to replace SiO<sub>2</sub>-based dielectrics in recent years. 6-9 However, with changes in Hf-based dielectrics, many measurement techniques must be corrected, especially charge pumping techniques. For instance, with a decrease in frequency, charge pumping current (I<sub>cp</sub>) decreases in conventional SiO<sub>2</sub>-based dielectrics since carriers have enough time to discharge from interface shallow traps. Conversely, with a decrease in frequency, I<sub>cp</sub> increases in Hf-based dielectrics since carriers have enough time to tunnel into high-k bulk traps. 10 Charge pumping techniques play an important role in inspecting defects. Thus, this study mainly focuses on extra traps measured by the charge pumping technique at high voltage, with the devices used in this study HfO<sub>2</sub> dielectric p-channel MOSFETs (p-MOSFETs). The causes of the extra traps are explained in this letter.

The HfO<sub>2</sub>/metal gate p-MOSFETs used in this study were fabricated by the gate-first process. First, a high quality 1 nm-thick thermal oxide was grown as an interfacial layer. Second, 3 nm of HfO<sub>2</sub> dielectrics were sequentially deposited by atomic layer deposition. Third, 10 nm of Ti<sub>x</sub>N<sub>1-x</sub> was

deposited by radio frequency physical vapor deposition because metal gates can eliminate gate depletion and resist remote phonon scattering. 11,12 Next, poly-Si was deposited as a low resistance gate electrode. Finally, the dopant activation was performed at 1025 °C. The p-MOSFETs were measured by the charge pumping technique with different duty ratios at different temperatures. A pulse train with lowvoltage of 1 V, high-voltage from 0 V to -1.29 V, and frequency of 200 kHz was applied on the gate terminal. Ig-Vg transfer curves were measured with the source, drain, and body terminals all grounded, with Vg given from 0 V to -1.29 V. Then through body floating (BF), source/drain floating (SDF), and source/drain/body all grounded (SDB) process, the current path and carrier polarity can be confirmed. Next, the Ig-Vg curve is fitted by Frenkel-Poole mechanism and tunneling mechanism. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer.

Figure 1 shows the N-V<sub>high level</sub> characteristic curves at different duty ratios. N is the number of traps, and duty ratio = (t<sub>high level</sub>/t<sub>cycle</sub>). Clearly, N-V<sub>high level</sub> characteristic curves are the same at  $V_{high level} < |-0.8V|$  with an increase in duty ratio. This is because the time for holes in the interface traps to recombine with electrons is very short. Hence, the number of interface traps measured by I<sub>cp</sub> is not sensitive to duty ratio. On the contrary, N decreases with a rise in duty ratio for  $V_{high level} > |-0.8V|$ . Furthermore, only interface traps can be measured with a duty ratio value of 97.5%. In other words, extra traps nearly disappear. The detrap time (t<sub>base level</sub>) of holes dominates the value of N such that N becomes smaller with a decrease in the detrap time. This result demonstrates that holes need time to discharge. Thus, it is necessary to know the relationship between N and the detrap time ( $t_{\text{base level}}$ ) for  $V_{\text{high level}} > |-0.8\text{V}|$ . The inset of

 $<sup>^1</sup>$ Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

<sup>&</sup>lt;sup>2</sup>Department of Physics, National Sun Yat-Sen University, Kaohsiung 804, Taiwan

<sup>&</sup>lt;sup>3</sup>Department of Electronics Engineering, Peking University, Beijing 100871, China

<sup>&</sup>lt;sup>4</sup>Department of Photonics & Institute of Electro-Optical Engineering, National Chiao Tung University, Hsinchu, Taiwan

<sup>&</sup>lt;sup>5</sup>Device Department, United Microelectronics Corporation, Tainan Science Park, Taiwan

<sup>&</sup>lt;sup>a)</sup>Electronic mail: tcchang@mail.phys.nsysu.edu.tw.




FIG. 1. N-V<sub>high level</sub> characteristic curves at different duty ratios by charge pumping measurement. Inset shows I-V<sub>high level</sub> curve with source, drain and body all grounded.

Fig. 1 shows  $I-V_{high\ level}$  curves with source, drain, and body all grounded. It can be first observed that body current  $(I_b)$  is much smaller than  $I_{cp}$ . In addition, N  $(I_{cp})$  is dependent on the detrap time. Hence, these results indicate that N measured by the charge pumping technique is caused by high-k bulk traps rather than gate leakage current.

The inset of Figure 2 shows the N-t<sub>base level</sub> curve at 30 °C, for  $V_g = V_t - 0.7 \, V$ , shown by the dotted red line in Fig. 1. Since N can also represent the number of holes discharged from high-k bulk traps, N ( $t_{base level} = 1 \, \mu s$ ) – N ( $t_{base level}$ ) is the number of holes still charged in the high-k bulk traps at  $t_{base level}$ , an important parameter. Figure 2 shows ln (N ( $t_{base level}$ , an important parameter. Figure 2 shows ln (N ( $t_{base level} = 1 \, \mu s$ ) – N ( $t_{base level}$ ) is  $t_{base level}$  curves fitted from the inset of Figure 2.  $\Delta t_{base level}$  is  $t_{base level} - t_{base level}$  (125 ns).  $\Delta t_{base level}$  is the time for holes to discharge from traps. Clearly, fitting these curves can be accomplished with straight lines even for different temperatures (30 °C–90 °C). In addition, slopes are also similar at these temperatures. The discharge equation can be described by  $dQ(t)/dt = -\Delta Q(t)/\tau_p = -e_p\Delta Q(t)$ ,  $\Delta Q(t) = \Delta Q(0) \exp(-e_p t)$ ,  $t_p^{13}$  where  $t_p^{13}$  where  $t_p^{13}$  is the escape probability,




FIG. 2. In (N ( $t_{base\ level}=1\ \mu s$ ) – N ( $t_{base\ level}$ )) –  $\Delta t_{base\ level}$  curves at different temperatures at  $V_g=V_t-0.7\ V$ . Inset shows N- $t_{base\ level}$  curve at 30 °C for  $V_g=V_t-0.7\ V$ .

and  $\tau_p$  is the average escape time. Thus, slope is indicated by  $e_p$  or  $1/\tau_p$  with  $e_p$  not dependent on temperature. Hence,  $e_p$  is the tunneling probability. The average value of the slope at different temperatures (m<sub>average</sub>) is  $4.76 \times 10^6$ , and  $\tau_{p,average}$  is  $2.1 \times 10^{-7}$  (s). Now the value of tunneling distance can be determined by using  $\tau_{p,average}$  and can verify that the traps are actually in the high-k bulk. The relationship between tunneling time and distance can be approximated by  $t = \tau_0 \exp(\alpha_h x)$ ,  $\alpha_h = 2(2m_h q \phi_0/\hbar^2)^{0.5}$ , <sup>14,15</sup> where  $\tau_0$  is hole tunneling characteristic time,  $m_h$  is hole effective mass for SiO<sub>2</sub>, and  $q\phi_0$  is an effective tunneling barrier height. However, because holes are tunneling through two layers, SiO<sub>2</sub> and HfO<sub>2</sub>, this equation can be described by  $t = \tau_0$  exp  $(\alpha_{h,SiO2}d_{SiO2}$ 
$$\begin{split} &+\alpha_{h,HfO2}d_{HfO2,trap}), \ \alpha_{h,SiO2} = 2(2 \ m_{h,SiO2}q\phi_{0,SiO2} \ /\hbar^2)^{0.5}, \ \text{and} \\ &\alpha_{h,HfO2} = 2(2 \ m_{h,HfO2}q\phi_{0,HfO2}/\hbar^2)^{0.5}, \ \text{where} \ d_{SiO2} \ \text{is the thick-} \end{split}$$
ness of SiO<sub>2</sub>, d<sub>HfO2,trap</sub> is the distance from traps to interlayer between SiO<sub>2</sub> and HfO<sub>2</sub>, m<sub>h, SiO2</sub> and m<sub>h, HfO2</sub> are effective mass in  ${\rm SiO_2}$  and  ${\rm HfO_2}$ , respectively, and  ${\rm q}\phi_{0,~{\rm SiO2}}$  and  $q\phi_{0.HfO2}$  are effective tunneling barrier height in SiO<sub>2</sub> and  $HfO_2$ , respectively. Values for  $au_0$ ,  $m_h$ ,  $_{SiO2}$ , and  $m_h$ ,  $_{HfO2}$  can be obtained from other research. Thus, only one parameter  $(\phi_{0, {
m HfO2}})$  is unknown.

The inset in Figure 3(a) shows I<sub>g</sub>-V<sub>g</sub> characteristic curves with BF, SDF, and SDB for distinguishing gate current at 30 °C. Clearly, the I<sub>g</sub>-V<sub>g</sub> characteristic curve in BF is similar to that in SDB, and the  $I_g$ - $V_g$  characteristic curve in SDF is much smaller than either. These results indicate that holes transfer from source/drain to the gate, rather than electrons transferring from gate to body. Clearly, section A indicates the tunneling current in Fig. 3(b), from  $V_g = -0.26 \text{ V}$  to  $V_g = -0.42 \text{ V}$ , while section B is Frenkel-Poole current, shown in the inset of Fig. 3(d), from  $V_g = -0.94 \text{ V}$  to  $V_g = -1.29 \text{ V}$ . The parameter  $\varphi_{\rm B}\!=\!0.244\,{\rm eV}$  can be obtained by fitting the Frenkel-Poole mechanism in the inset in Fig. 3(d). 18-20 Figure 3(c) shows the N-V<sub>high level</sub> characteristic curves at different duty ratios. When  $V_{\rm g}$  < [-0.8V], N is interface traps (N<sub>it</sub>) only. On the contrary, when  $V_g > |-0.8V|$ , N is both high-k bulk shallow traps  $(N_{hkst})$ and N<sub>it</sub>. A comparison of Fig. 3(c) with Fig. 3(a) shows that N is only N<sub>it</sub> when gate current is tunneling current and Frenkel-Poole current is very small. Conversely, N is both N<sub>it</sub> and N<sub>hkst</sub> when gate current is Frenkel-Poole current. This indicates that bulk traps charging holes via the Frenkel-Poole mechanism and the traps discharging holes through  $I_{cp}$  may be the same. In order to confirm this theory,  $\varphi_{\rm B} = \phi_{0,{\rm HfO}2} = 0.244\,{\rm eV}$  is the equation  $t = \tau_0 \exp(\alpha_{h,SiO2} d_{SiO2})$ substituted into  $+ \alpha_{h,HfO2} d_{HfO2,trap}$ ), with  $\alpha_{h,SiO2} = 2(2 m_{h,SiO2} q \phi_{0,SiO2} / \hbar^2)^{0.5}$ , and  $\alpha_{h, HfO2} = 2(2 m_{h, HfO2} q \phi_{0, HfO2} / \hbar^2)^{0.5}$ , where  $m_{h, SiO2}$  is  $0.32m_0$ ,  $m_{h_2 \text{ HfO2}}$  is  $0.85m_0 \sim 1.28 \ m_0$ ,  $\tau_0 = 6.6 \times 10^{-14} \ (\text{s})$ ,  $d_{SiO2}$  is 10 Å, and  $\phi_{0, SiO2} = 1.4 \text{ eV} + \phi_{0,HfO2}$ . Finally,  $d_{HfO2,trap}$ is calculated as 13.2 Å-16.2 Å. This is a reasonable value. While  $V_g$  transits from  $V_{high level}$  to  $V_{base level}$ , holes in the high-k bulk shallow traps near the gate and substrate discharge to gate and source/drain, respectively. Hence, only traps in the middle of the high-k bulk shallow traps can be measured by the charge pumping technique. In addition, the falling time is 1.25  $\times$  10<sup>-7</sup> (s), which matches the hole discharge time at duty ratio of 97.5%, that of  $1.25 \times 10^{-7}$  (s). This implies that holes in the middle of the high-k bulk shallow traps have no time to tunnel to the substrate in the accumulation area. Thus, only interface traps can be measured by  $I_{\rm cp}$  at a duty ratio value of 97.5%.




FIG. 3. (a)  $I_g$ - $V_g$  characteristic curves with SDB. Inset shows  $I_g$ - $V_g$  characteristic curves with BF, SDF, and SDB. (b) Gate current in section A is fitted by tunneling model. (c) N- $V_{high\ level}$  characteristic curves with different duty ratios for charge pumping measurement. (d) Gate current in section B is fitted by Frenkel-Poole model.

Combining the results above, the energy band diagram of the model for charge pumping measurement with anomalous traps can be acquired, as shown in Fig. 4. Figures 4(a) and 4(b) show the energy band diagram when pulses are applied to the gate with the charge pumping technique at high and base levels, respectively. When  $|-0.8V| > V_{\text{high level}} > V_{\text{t}}$ , gate current is tunneling-path dominated, leading to high-k bulk shallow traps not charging holes. Holes merely charge to interface traps, as shown in Fig. 4(a). Subsequently, holes recombine with electrons in the interface traps at  $V_{\text{base level}}$ , as shown in Fig. 4(b). Thus,  $I_{\text{cp}}$  only

detects  $N_{it}$ . On the contrary, when  $V_g > |-0.8V|$ , the gate current is dominated by the Frenkel-Poole mechanism, causing high-k bulk shallow traps to charge holes. Next, holes charge in interface traps and high-k bulk shallow traps, as shown in Fig. 4(c). Then holes recombine with electrons in the interface traps at  $V_{base\ level}$ , and holes discharge from high-k bulk shallow traps to the body by the tunneling mechanism. Therefore,  $I_{cp}$  measures not only interface traps,  $N_{it}$ , but also high-k bulk shallow traps.

In summary, N-V<sub>high level</sub> characteristic curves are nearly the same in value for  $V_{high\ level}$  < |-0.8V| with a rise




FIG. 4. The energy band diagram of high-k/metal gate MOSFETs with charge pumping measurement (a) at  $V_{\rm high\ level}$  and (b) at  $V_{\rm base\ level},$  where  $V_{\rm high\ level} < |-0.8V|.$  The energy band diagram of high-k/metal gate MOSFETs with charge pumping measurement (c) at  $V_{\rm high\ level}$  and (d) at  $V_{\rm base\ level},$  where  $V_{\rm high\ level} > |-0.8V|.$ 

in duty ratio. However, N decreases with an increase in duty ratio for  $V_{high level} > |-0.8V|$ . This indicates that the discharge time dominates the value of N. In addition, the values of  $e_p$  obtained by the slope of ln (N ( $t_{base\ level} = 1\ \mu s$ ) - N  $(t_{\text{base level}})) - \Delta t_{\text{base level}}$  are independent of temperature. Hence, holes discharge from high-k bulk shallow traps via the tunneling mechanism. The distance of traps can be acquired by the equation  $t = \tau_0$  exp  $(\alpha_{h,SiO2}d_{SiO2})$  $+\alpha_{h,HfO2}d_{HfO2,trap}$ ) with  $\phi_{0,HfO2} = 0.244 \,\text{eV}$  and  $\phi_{0,HfO2}$ obtained from fitting the gate current with the Frenkel-Poole mechanism. From this, d<sub>HfO2,trap</sub> can be calculated as 13.2 Å–16.2 Å, a reasonable value. This result is proof that traps are actually located in the high-k shallow bulk. This study shows that extra traps measured by the charge pumping technique in a HfO<sub>2</sub>/metal gate p-MOSEFTs at high gate voltage can be attributed to high-k bulk shallow traps.

Part of this work was performed at United Microelectronics Corporation. The work was supported by the National Science Council under Contract No. NSC 101-2120-M-110-002.

- <sup>1</sup>C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. C. Chen, C. T. Tsai, W. H. Lo, S. H. Ho, G. Xia, O. Cheng *et al.*, Surf. Coat. Technol. **205**, 1470–1474 (2010).
- <sup>2</sup>C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, F. Y. Jian, W. H. Lo, S. H. Ho, C. E. Chen, W. L. Chung, J. M. Shih *et al.*, IEEE Electron Device Lett. 32(7), 847–849 (2011).
- <sup>3</sup>W. H. Lo, T. C. Chang, C. H. Dai, W. L. Chung, C. E. Chen, S. H. Ho, O. Cheng, and C. T. Huang, IEEE Electron Device Lett. 33(3), 303–305 (2012).
  <sup>4</sup>Y. J. Kuo, T. C. Chang, P. H. Yeh, S. C. Chen, C. H. Dai, C. H. Chao, T. F. Young, O. Cheng, and C. T. Huang, Thin Solid Films 517, 1715 (2009).

- <sup>5</sup>Y. J. Kuo, T. C. Chang, C. H. Dai, S. C. Chen, J. Lu, S. H. Ho, C. H. Chao, T. F. Young, O. Cheng, and C. T. Huang, Electrochem. Solid-State Lett. 12, H32 (2009).
- <sup>6</sup>C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. H. Ho, T. Y. Hsieh, W. H. Lo, C. E. Chen, J. M. Shih, W. L. Chung *et al.*, Appl. Phys. Lett. **99**, 012106 (2011).
- <sup>7</sup>C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, W. H. Lo, S. H. Ho, C. E. Chen, J. M. Shih, H. M. Chen, B. S. Dai *et al.*, Appl. Phys. Lett. **98**, 092112 (2011).
- <sup>8</sup>C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, Y. C. Hung, W. H. Lo, S. H. Ho, C. E. Chen, J. M. Shih, W. L. Chung *et al.*, Thin Solid Films **520**, 1511 (2011).
- <sup>9</sup>W. H. Lo, T. C. Chang, J. Y. Tsai, C. H. Dai, C. E. Chen, S. H. Ho, H. M. Chen, O. Cheng, and C. T. Huang, Appl. Phys. Lett. **100**, 152102 (2012)
- <sup>10</sup>M. B. Zahid, R. Degraeve, M. Cho, L. Pantisano, D. R. Aguado, J. Van. Houdt, G. Groeseneken, and M. Jurczak, in *Reliability Physics Symposium* (2009), pp. 21–25.
- <sup>11</sup>W. J. Zhu and T. P. Ma, IEEE Electron Device Lett. **25**(2), 89–91 (2004).
- <sup>12</sup>R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, IEEE Electron Devices Lett. 25(6), 408–410 (2004).
- <sup>13</sup>H. Aozasa, I. Fujiwara, A. Nakamura, and Y. Komatsu, Jpn. J. Appl. Phys., Part 1 38, 1441–1447 (1999).
- <sup>14</sup>I. Lundström and C. Svensson, J. Appl. Phys. **43**, 5045 (1972).
- <sup>15</sup>T. Wang, N. K. Zous, J. L. Lai, and C. Huang, IEEE Electron Device Lett. 19(11), 411–413 (1998).
- <sup>16</sup>W. C. Lee and C. Hu, IEEE Trans. Electron Devices 48(7), 1366–1373 (2001).
- <sup>17</sup>T. V. Perevalov, V. A. Gritsenko, S. B. Erenburg, A. M. Badalyan, H. Wong *et al.*, J. Appl. Phys. **101**, 053704 (2007).
- <sup>18</sup>C. C. Yeh, T. P. Ma, N. Ramaswamy, N. Rocklein, D. Gealy, T. Graettinger, and K. Min, Appl. Phys. Lett. **91**, 113521 (2007).
- <sup>19</sup>K. Xiong, J. Robertson, M. C. Gibson, and S. J. Clark, Appl. Phys. Lett. 87, 183505 (2005).
- <sup>20</sup>S. H. Ho, T. C. Chang, C. W. Wu, W. H. Lo, C. E. Chen, J. Y. Tsai, H. P. Luo, T. Y. Tseng, O. Cheng, C. T. Huang *et al.*, Appl. Phys. Lett. **101**, 052105 (2012).