

Home Search Collections Journals About Contact us My IOPscience

Performance Evaluation of InGaSb/AlSb P-Channel High-Hole-Mobility Transistor Faricated Using BCl₃ Dry Etching

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2013 Jpn. J. Appl. Phys. 52 020203

(http://iopscience.iop.org/1347-4065/52/2R/020203)

View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 26/04/2014 at 07:26

Please note that terms and conditions apply.

Performance Evaluation of InGaSb/AlSb P-Channel High-Hole-Mobility Transistor Faricated Using BCl₃ Dry Etching

Chia-Hui Yu¹, Heng-Tung Hsu², Che-Yang Chiang², Chien-I Kuo¹, Yasuyuki Miyamoto³, and Edward Yi Chang¹

Received November 9, 2012; accepted December 13, 2012; published online January 18, 2013

In this study, we present the fabrication and characterization of InGaSb/AlSb p-channel high-hole-mobility-transistor devices using inductively coupled plasma (ICP) etching with BCl₃ gas. Devices fabricated by the dry etching technique show good DC and RF performances. Radiofrequency (RF) performance for devices with different source-to-drain spacing ($L_{\rm SD}$) and gate length ($L_{\rm g}$) were investigated. The fabricated 80-nm-gate-length p-channel device with 2-µm $L_{\rm SD}$ exhibited a maximum drain current of 86.2 mA/mm with peak transconductance ($g_{\rm m}$) of 64.5 mS/mm. The current gain cutoff frequency ($f_{\rm T}$) was measured to be 15.8 GHz when the device was biased at $V_{\rm DS} = -1.2$ V and $V_{\rm GS} = 0.4$ V.

he III–V compound semiconductor quantum-well field effect transistors (QWFET) have attracted more attention as a substitution of the Si channel for advanced high-speed and low-power logic applications owing to the well-known characteristics of high electron mobility, high peak velocity and low effective mass. 1) With the success in the development of III-V n-channel QWETs for low-power and high-speed logic applications, 2-4) the development of p-type counterpart becomes an important issue to complete the complementary circuit technology.⁵⁾ For this purpose, the In_xGa_{1-x}Sb alloy system shows great potential since the GaSb and InSb materials have the highest bulk hole mobilities in III-V compounds. Besides, the significant valence band barrier for such alloy enables good quantum confinement.^{6,7)} Application of the compressive strain to the In_xGa_{1-x}Sb layer has been demonstrated to enhance the hole mobility due to band splitting in Si and SiGe p-MOSFETs.⁸⁾

Hole mobility at room temperature up to 1200 cm² V⁻¹ s⁻¹ through strained $In_xGa_{1-x}Sb/AlSb$ quantum well with optimum growth condition of epitaxial materials leading to good RF performance has been demonstrated.⁹⁾ In this study, we investigate the effect of source-to-drain spacing (L_{SD}) and gate length (L_g) on the RF performance of the device. We observed an increase of 19% in the current-gain-cutoff-frequency (f_T) with fixed L_g when L_{SD} was reduced from 3 to 2 μ m. On the other hand, with fixed L_{SD} , 28% increase in f_T was obtained when L_g was scaled down from 200 to 80 nm. The 80-nm gate-length device with 2- μ m L_{SD} exhibited a measured f_T of 15.1 GHz when the device was biased at $V_{DS} = -1.2$ V and $V_{GS} = 0.4$ V.

Figure 1 shows the epitaxial structure of the InGaSb p-channel QWFET. The InGaSb/Alsb heterostructure was grown on a semi-insulating 3-in. (001) GaAs substrate by solid-source molecular beam epitaxy (MBE). The AlSb/Al $_{0.7}$ Ga $_{0.3}$ Sb composite buffer layer was used to accommodate the lattice mismatch between substrate and channel layer. The biaxial compressive strain was formed by the AlSb/Al $_{0.7}$ Ga $_{0.3}$ Sb barrier layers. Modulation doping of $\sim 1 \times 10^{12}$ is achieved using planar Be-doped layer on top of the AlSb layer in order to increase the hole concentration. To enhance the hole mobility, the biaxial compressive strain provided by a lattice mismatch of approximately 1.8% between the AlSb/Al $_{0.7}$ Ga $_{0.3}$ Sb and the In $_{0.4}$ Ga $_{0.6}$ Sb channel




Fig. 1. Epitaxial structure of the InGaSb/AlSb p-channel quantum-well field effect transistors.

layer was applied. The In $_{0.45}$ Al $_{0.55}$ As and InAs layers were capped to prevent air exposure and provide a chemically stable surface layer. Hall measurements exhibited a hole carrier concentration of $1.42 \times 10^{12}\,\mathrm{cm^{-2}}$ and a hole mobility of $895\,\mathrm{cm^2\,V^{-1}\,s^{-1}}$.

For device fabrication, mesa isolation was carried out by inductively coupled plasma (ICP) process using BCl₃ gas and the dry etching was stopped at Al_{0.7}Ga_{0.3}Sb buffer layer. Compared to Cl₂-based gases, adoption of BCl₃ gas in the dry etching process will lead to a well-controllable etching rate to obtain shallow mesa isolation. Detailed discussions can be found in our earlier work¹⁰⁾ Pd/Pt/Au ohmic contacts were evaporated and subsequently annealed at 340 °C for 30 s in N₂ ambient, resulting in a low contact resistance of 1.81 Ω mm and a sheet resistance of 1371 Ω /sq. The Ti/Pt/Au metal-line gate was formed by E-beam lithography and lift-off techniques. Finally, a 100-nm-thick SiN_x passivation layer was deposit by plasma-enhanced chemical vapor deposition (PECVD) to protect the devices.

Figure 2 shows the drain-source current (I_{DS}) as a function of drain-source voltage (V_{DS}) with gate-source

¹Department of Materials Science and Engineering, National Chiao-Tung University, Hsinchu, Taiwan 30010, R.O.C.

²Department of Communications Engineering, Yuan Ze University, Chungli, Taiwan 32003, R.O.C.

³ Department of Physical Electrons, Tokyo Institute of Technology, Meguro, Tokyo 152-8552, Japan




Fig. 2. (Color online) Drain–source current ($I_{\rm DS}$) as a function of drain–source voltage ($V_{\rm DS}$) with gate–source voltage ($V_{\rm GS}$) varied from -1 to 1 V for the 80-nm-gate and 2×50 - $\mu \rm m^2$ -width device.




Fig. 4. The Schottky gate leakage as a function of gate bias for the 80-nm-gate and 2×50 -um²-width device.




Fig. 3. (Color online) The DC transconductance $(g_{\rm m})$ as a function of gate bias at different $V_{\rm DS}$ for the 80-nm-gate and 2×50 - $\mu {\rm m}^2$ -width device.




Fig. 5. (Color online) f_T and f_{max} as a function of drain voltage for the 200-nm 2×50 - μ m²-width device with different source–drain spacing.

voltage ($V_{\rm GS}$) varied from -1 to 1 V for the 80-nm-gate and 2×50 - $\mu \rm m^2$ -width device. The device exhibits a maximum drain current density of 86.2 mA/mm at a gate bias of -1 V and a drain bias of -2 V. Figure 3 shows the DC transconductance ($g_{\rm m}$) as a function of gate bias at different $V_{\rm DS}$ for the same device. A peak $g_{\rm m}$ of 64.5 mS/mm is observed, which is about 8% higher than that of the 200-nm device. The subthreshold slope of the device at $V_{\rm DS} = -1.2$ V was extracted to be $106 \, \rm mV/dec$. The corresponding Schottky gate leakage as a function of gate bias for the same device is shown in Fig. 4.

The high-frequency performance of the device was characterized through S-parameter measurement over a frequency range of 1 to 80 GHz using an HP 8510 XF vector network analyzer. Standard load–reflection–reflection–match (LRRM) calibration procedure was performed before measurement. The extrinsic current-gain cutoff frequency ($f_{\rm T}$) and maximum oscillation frequency ($f_{\rm max}$) were extracted from measurement based on the usual $-6~{\rm dB/octave}$ slope. The 80-nm device with 2- ${\rm \mu m}~L_{\rm SD}$ exhibited $f_{\rm T}$ and $f_{\rm max}$ of 15.8 and 29.2 GHz at $V_{\rm DS}=-1.2~{\rm V}$, respectively. These

results demonstrate the feasibility of BCl₃ dry etching for shallow mesa formation in InGaSb p-channel QWFET fabrication.

 $f_{\rm T}$ and $f_{\rm max}$ as a function of drain voltage for the 200-nm 2×50 - $\mu{\rm m}^2$ -width device with different source—drain spacing is shown in Fig. 5. The gate was biased at peak $g_{\rm m}$ for all the cases. An increase of 19% in $f_{\rm T}$ is observed when $L_{\rm SD}$ was reduced from 3 to $2\,\mu{\rm m}$. Figure 6 shows the cases for the 2×50 - $\mu{\rm m}^2$ -width device with different gate length when $L_{\rm SD}$ was fixed at $2\,\mu{\rm m}$. We observe an increase of 28.3% in $f_{\rm T}$ when the gate length was scaled from 200 to 80 nm. Apparently, gate-length scaling is much more effective in boosting $f_{\rm T}$. Such increase is almost comparable to the boost in $f_{\rm T}$ due to the increase of hole mobility. From Figs. 5 and 6, we also observe that the variation of $f_{\rm T}$ with respect to the drain bias is not as drastic as that of $f_{\rm max}$.

In conclusion, we have successfully fabricated p-channel QWFET device and characterized its performance. The effect of different source-drain spacing and gate-length on the RF performance was investigated. It is concluded that gate-length scaling is more effective than reduction of




Fig. 6. (Color online) $f_{\rm T}$ and $f_{\rm max}$ as a function of drain voltage for the 2×50 - $\mu {\rm m}^2$ -width device with different gate length when $L_{\rm SD}$ was fixed at 2 $\mu {\rm m}$.

source-drain spacing. Further boost in the RF performance should be possible with device techniques such as T-shaped gate implementation, reduction of gate-to-channel distance and reduction of parasitics.

Acknowledgments The authors would like to acknowledge the assistance and support of the National Science Council, Taiwan, R.O.C., under the contract

NSC 101-2221-E-155-047. A part of this work was supported by MEXT Nanotechnology platform 12025014 (F-12-IT-0004). The authors would also like to thank National Nano Device Laboratories Taiwan for the assistance in RF measurement.

- J. B. Boos, B. R. Bennet, N. A. Papanicolaou, M. G. Ancona, J. G. Champlain, Y. C. Chou, M. D. Lange, J. M. Yang, R. Bass, D. Park, and B. V. Shanabrook: IEICE Trans. Electron. E91-C (2008) 1050.
- R. Chau, S. Datta, M. Doczy, B. Lin, J. Kavalieros, A. Majumdar, M. Mertz, and M. Radosavljevic: IEEE Trans. Nanotechnol. 4 (2005) 153.
- 3) D.-H. Kim, J. A. del Alamo, J.-H. Lee, and K.-S. Seo: IEEE Trans. Electron Devices 54 (2007) 2606.
- C. I. Kuo, H. T. Hsu, E. Y. Chang, C. Y. Chang, Y. Miyamoto, S. Datta, M. Radosavljevic, G. W. Huang, and C. T. Lee: IEEE Electron Device Lett. 29 (2008) 290.
- 5) M. Radosavljevic, T. Ashley, A. Andreev, S. D. Coomber, G. Dewey, M. T. Emeny, M. Fearn, D. G. Hayes, K. P. Hilton, M. K. Hudait, R. Jefferies, T. Martin, R. Pillarisetty, W. Rachmady, T. Rakshit, S. J. Smith, M. J. Uren, D. J. Wallis, P. J. Wildiong, and R. Chau: IEDM Tech. Dig., 2008, p. 1.
- B. R. Bennett, M. G. Ancona, J. B. Boos, and B. V. Shanabrook: Appl. Phys. Lett. 91 (2007) 042104.
- L. F. Luo, K. F. Longenbach, and W. L. Wang: IEEE Electron Device Lett. 11 (1990) 567.
- J. B. Boos, B. R. Bennett, N. A. Papanicolaou, M. G. Ancona, J. G. Champlain, R. Bass, and B. V. Shanabrook: Electron. Lett. 43 (2007) 834.
- 9) H. C. Ho, Z. Y. Gao, H. K. Lin, P. C. Chiu, Y. M. Hsin, and J. I. Chyi: IEEE Electron Device Lett. 33 (2012) 964.
- C. I. Kuo, H. T. Hsu, C. Y. Hsu, C. H. Yu, H. C. Ho, E. Y. Chang, and J. I. Chyi: Jpn. J. Appl. Phys. 51 (2012) 060202.