

# A Novel Charge-Trapping-Type Memory With Gate-All-Around Poly-Si Nanowire and HfAlO Trapping Layer

Ko-Hui Lee, Horng-Chih Lin, *Senior Member, IEEE*, and Tiao-Yuan Huang, *Fellow, IEEE*

**Abstract**—Hf-based charge-trapping (CT) layers, including  $\text{HfO}_2$  and  $\text{HfAlO}$ , were employed in the fabrication of a CT-type memory with gate-all-around (GAA) poly-Si nanowire channels. It is shown that the GAA configuration can greatly enhance the programming/erasing efficiency as compared with the conventional planar scheme. It is also shown that the incorporation of Al into the dielectric can further improve the retention and endurance characteristics over the counterparts with a  $\text{HfO}_2$  trapping layer. Retardation of the recrystallization of the dielectric film with Al incorporation is postulated to be responsible for these observations.

**Index Terms**—Charge-trap memory, endurance, gate-all-around (GAA),  $\text{HfAlO}$ , nanowire (NW), retention.

## I. INTRODUCTION

CHARGE-trapping (CT)-type memory is regarded as one of the most promising candidates to replace floating-gate memory due to its superior scaling capability [1]. Recently, high- $\kappa$  dielectrics such as  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  have been explored to replace nitride in silicon-oxide-nitride-oxide-silicon (SONOS) as the CT layer [2]. Implementation of a high- $\kappa$  trapping layer tends to improve the programming/erasing (P/E) efficiency due to the reduced equivalent oxide thickness and may improve data retention because of the favorable band structure. According to previous studies [2], [3], the density of trapping sites in  $\text{HfO}_2$  is large, while the  $\text{Al}_2\text{O}_3$  trapping layer provides good retention capability due to its deeper trap states. It has also been reported that the  $\text{HfAlO}$  trapping layer can preserve the advantages specifically pertaining to both  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  [4].

Despite the merits stated earlier, the devices characterized in the aforementioned works on exploring high- $\kappa$  trapping layers were of conventional planar type. Concurrently, the nonplanar

Manuscript received December 1, 2012; revised December 24, 2012; accepted December 28, 2012. Date of publication February 18, 2013; date of current version February 20, 2013. This work was supported in part by the Ministry of Education in Taiwan under the ATU Program and in part by the National Science Council under Contract NSC 99-2221-E-009-167-MY3. The review of this letter was arranged by Editor T. San.

K.-H. Lee and T.-Y. Huang are with the Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: khlee.ee94g@nctu.edu.tw; tyhuang@mail.nctu.edu.tw).

H.-C. Lin is with the Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, and also with the National Nano Device Laboratories, Hsinchu 300, Taiwan (e-mail: hcclin@faculty.nctu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2013.2237748




Fig. 1. (a) Top and (b) stereo views and (c) channel cross section of the CT-type memory with  $\text{HfO}_2$  or  $\text{HfAlO}$  as the CT layer.

scheme like the gate-all-around (GAA) configuration is known to enhance the gate controllability and the tunneling probability through the tunnel oxide because of the increase in the surface curvature of the wrapped nanowire (NW) channel [5], [6]. In this work, to evaluate the impacts of both structure and trapping medium, GAA CT devices with poly-Si NW channels and various CT layers were fabricated and characterized. The poly-Si-based device technology is suitable for the construction of 3-D electronics.

## II. DEVICE FABRICATION

The top and stereo views of the CT-type memory devices are shown in Fig. 1(a) and (b), respectively. The fabrication process is basically the same as that described in our previous work on SONOS NW memory [7] except that the CT and blocking layers are substituted with  $\text{HfAlO}$  (or  $\text{HfO}_2$ ) and  $\text{Al}_2\text{O}_3$  dielectrics, respectively, as shown in Fig. 1(c). The high- $\kappa$  layers were prepared by an atomic layer deposition system. The thicknesses of the tunnel oxide, CT layer, and blocking oxide of the devices are 3, 10, and 11 nm, respectively. The thicknesses of the  $n^+$  poly-Si source/drain are 100 nm, and the gate electrode is 150-nm-thick TiN. The total width of the NW channel is around 85 nm. After the deposition of the gate dielectrics and electrodes, all devices were treated by a postmetallization annealing (PMA) at 600 °C for 30 s. For comparison, planar devices with the same dielectric stacks were also fabricated.




Fig. 2. Transfer characteristics of HfAlO and HfO<sub>2</sub> CT-type GAA NW devices.




Fig. 3. Threshold voltage shift as a function of (a) programming and (b) erasing times for the fabricated GAA and planar devices.

III. RESULTS AND DISCUSSION

For simplicity, the threshold voltage ( $V_{th}$ ) is obtained from the transfer curves with the drain current equal to  $10^{-9}$  A at a  $V_d$  of 0.1 V. Fig. 2 shows the fresh transfer characteristics of HfAlO and HfO<sub>2</sub> memories at  $V_d$ 's of 0.1 and 1 V. Both devices show a steep subthreshold swing (SS) of less than 150 mV/dec. The small SS and the negligible DIBL are attributed to the tiny NW channel and the GAA configuration.

For the P/E operation, a high voltage is applied to the gate while both source and drain are grounded. The typical P/E characteristics of the two kinds of GAA devices are shown in Fig. 3. To illustrate the merits of the GAA configuration, the characteristics of a planar device with HfO<sub>2</sub> storage medium are also included in the figures, and obviously, its performance lags far behind those of the GAA ones. The corresponding  $V_{th}$  shifts of programming (erasing) at 1 (100)  $\mu$ s are 3 (2.4) and 2.6 (2.3) V for the GAA HfO<sub>2</sub> and HfAlO devices, respectively.

Fig. 4 shows the retention characteristics of the fabricated GAA devices. As can be seen from the figure, the extrapolated window after ten years for the HfAlO device is about 2.2 V, which is much larger than that of the HfO<sub>2</sub> one ( $\sim$ 1.2 V). One plausible reason for this observation is the difference in the crystallinity of the trapping layers. Zhu *et al.* have shown that the crystallization phenomenon of the HfO<sub>2</sub> dielectric starts at 300 °C [8]. It is thus expected that the HfO<sub>2</sub> trapping layer in the device is polycrystalline in nature. This nature renders the CT inside the material nonuniform since the defect density is larger at or near the grain boundaries (GBs). The excessive




Fig. 4. Retention characteristics of the fabricated devices at room temperature. The solid and open symbols stand for programmed and erased devices, respectively. The HfAlO split shows superior retention characteristics.





Fig. 5. Transfer characteristics of (a) HfAlO and (b) HfO<sub>2</sub> CT-type GAA NW devices.

trapped charges located close to the GBs would leak out faster due to the rise in electric potential locally. As Al is incorporated into the dielectric, the thermal stability is greatly promoted, and the recrystallization temperature is dramatically increased. Thus, the dielectric would remain in the amorphous state even after the 600 °C PMA treatment [2]. As a result, the nonuniform CT situation in the poly-HfO<sub>2</sub> could be eliminated, resulting in much improved retention. For each split, at least five samples were tested to confirm the observed trends.

The endurance of the GAA devices is also evaluated, and typical results are shown in Fig. 5(a) and (b) in which the transfer characteristics of the GAA HfAlO and HfO<sub>2</sub> devices, respectively, recorded at various P/E cycles (1–10 000) are presented. Obviously, the endurance performance of the HfAlO

memory outperforms that of the HfO<sub>2</sub> memory. The increase in SS leads to a positive shift in  $V_{th}$ . Again, this is attributed to the polycrystalline phase of the HfO<sub>2</sub>. Excessive charge trapping/detrapping events occurring near the GBs would degrade the nearby tunneling oxide, resulting in distorted  $I-V$  curves as the P/E cycle number increases. In contrast, the HfAlO device exhibits only minor changes in the transfer characteristics even after 10 000 P/E cycles.

#### IV. CONCLUSION

GAA NW CT-type memory devices with Hf-based trapping layers were fabricated and characterized. Equipped with the GAA configuration, the devices show much faster P/E speeds as compared with the planar counterparts. However, the GAA devices with the HfO<sub>2</sub> CT layer display worse retention and endurance performances as compared with the GAA HfAlO ones. Nonuniform CT due to the existence of the polycrystalline phase in the HfO<sub>2</sub> is postulated to be responsible for the reliability issues. In contrast, the GAA HfAlO memory shows an excellent extrapolated window of 2.2 V after ten years and only minor shift in the transfer curves even after 10<sup>4</sup> P/E cycles. This is attributed to the retardation of recrystallization with the incorporation of Al into the Hf-based dielectric. Based on the results, the GAA CT scheme with a HfAlO trapping layer is promising for the construction of 3-D high-density Flash memory in the future.

#### ACKNOWLEDGMENT

The authors would like to thank the National Nano Device Laboratories and the Nano Facility Center of National Chiao Tung University for the assistance in the device fabrication.

#### REFERENCES

- [1] P. Xuan, M. She, B. Hartenech, A. Liddle, J. Bokor, and T. J. King, "FinFET SONOS flash memory for embedded applications," in *IEDM Tech Dig.*, 2003, pp. 609–612.
- [2] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, and B. J. Cho, "Hafnium aluminum oxide as charge storage and blocking-oxide layers in SONOS-type nonvolatile memory for high-speed operation," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 654–662, Apr. 2006.
- [3] T. Sugizaki, M. Kobayashi, M. Ishida, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, "Novel multi-bit SONOS type flash memory using a high- $k$  charge trapping layer," in *VLSI Symp. Tech. Dig.*, 2003, pp. 27–28.
- [4] P.-H. Tsai, K.-S. Chang-Liao, C.-Y. Liu, T.-K. Wang, P. J. Tzeng, C. H. Lin, L. S. Lee, and M.-J. Tsai, "Novel SONOS-type nonvolatile memory device with optimal Al doping in HfAlO charge-trapping layer," *IEEE Electron Device Lett.*, vol. 29, no. 3, pp. 265–268, Mar. 2008.
- [5] J. Fu, N. Singh, K. D. Buddharaju, S. H. G. Teo, C. Shen, Y. Jiang, C. X. Zhu, M. B. Yu, G. Q. Lo, N. Balasubramanian, D. L. Kwong, E. Gnani, and G. Baccarani, "Si-nanowire based gate-all-around non-volatile SONOS memory cell," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 518–521, May 2006.
- [6] W. Cao, C. Shen, S. Q. Cheng, D. M. Huang, H. Y. Yu, N. Singh, G. Q. Lo, D. L. Kwong, and M. F. Li, "Gate tunneling in nano-wire MOSFETs," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 461–463, Apr. 2011.
- [7] H. H. Hsu, H. C. Lin, C. W. Luo, C. J. Sue, and T. Y. Huang, "Impacts of multiple-gated configuration on the characteristics of poly-Si nanowire SONOS devices," *IEEE Trans. Electron Devices*, vol. 58, no. 3, pp. 641–649, Mar. 2011.
- [8] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, "Effect of Al inclusion in HfO<sub>2</sub> on the physical and electrical properties of the dielectrics," *IEEE Electron Device Lett.*, vol. 23, no. 11, pp. 649–651, Nov. 2002.