

**NANO EXPRESS**

**Open Access**

# Fabrication, characterization and simulation of $\Omega$ -gate twin poly-Si FinFET nonvolatile memory

Mu-Shih Yeh<sup>1</sup>, Yung-Chun Wu<sup>1\*</sup>, Min-Feng Hung<sup>1</sup>, Kuan-Cheng Liu<sup>1</sup>, Yi-Ruei Jhan<sup>1</sup>, Lun-Chun Chen<sup>2</sup> and Chun-Yen Chang<sup>2</sup>

## Abstract

This study proposed the twin poly-Si fin field-effect transistor (FinFET) nonvolatile memory with a structure that is composed of  $\Omega$ -gate nanowires (NWs). Experimental results show that the NW device has superior memory characteristics because its  $\Omega$ -gate structure provides a large memory window and high program/erase efficiency. With respect to endurance and retention, the memory window can be maintained at 3.5 V after  $10^4$  program and erase cycles, and after 10 years, the charge is 47.7% of its initial value. This investigation explores its feasibility in the future active matrix liquid crystal display system-on-panel and three-dimensional stacked flash memory applications.

**Keywords:** Twin poly-Si; FinFET; TFT; Nonvolatile memory;  $\Omega$ -gate; Nanowires; Three-dimensional; Flash memory

## Background

Electrically erasable programmable read-only memory (EEPROM), which is a kind of nonvolatile memory (NVM) [1,2], has been widely used in portable products owing to its high density and low cost [3]. Embedded EEPROM that is based on poly-Si thin film transistor (TFT) has attracted much attention because it can meet the low-temperature process requirement in thin film transistor liquid crystal display applications [4,5]. However, since the process and physical limitations of the device limit the scaling of the flash NVM that is based on a single-crystalline Si substrate, according to Moore's law, the three-dimensional (3D) multi-layer stack memory provides a high-density flash memory solution. The poly-Si-based NVM also has great potential for realizing 3D high-density multi-layer stack memory [6-8]. A planar EEPROM that uses twin poly-Si TFTs has also been developed for the above aforementioned applications [4,9]. The advantages of this twin TFT structure include processing identical to that of a conventional TFT, which is easily embedded on Si wafer, glass, and flexible substrates. Additionally, the low program/erase (P/E) operating voltage of this planar NVM can be easily obtained by increasing the artificial gate coupling ratio ( $\alpha_G$ ).

Recently, several investigations have demonstrated that gate control can be substantially enhanced by introducing a multi-gate with a nanowire (NW) structure [10-12]. In our previous works [13,14], NWs were introduced into twin poly-Si TFT NVM to increase P/E speed. However, reducing the P/E voltage while ensuring the reliability of this device remains a challenge.

Therefore, in this work, to reduce the P/E voltage, we try to use p-channel devices with band-to-band tunneling-induced hot electron (BBHE) operation compared with Fowler-Nordheim (FN) operation and use a  $\Omega$ -gate structure to have little deterioration. These p-channel twin fin field-effect transistor (FinFET) EEPROM devices with a  $\Omega$ -gate structure have excellent retention and endurance.


## Methods

First, a p-type undoped channel twin poly-Si TFT EEPROM with ten NWs was fabricated. Figure 1a presents the structure of the NW twin poly-Si TFT EEPROM. The gate electrodes of two TFTs are connected to form the floating gate, while the source and drain of the larger TFT (T2) are connected to form the control gate. Figure 1b presents the transmission electron microscopy (TEM) image of the NW EEPROM perpendicular to the gate direction; the NWs are surrounded by the gate electrode as a  $\Omega$ -gate structure with an effective width of 113 nm.

These devices were fabricated by initially growing a 400-nm-thick thermal oxide layer on 6-in. silicon wafers

\* Correspondence: ycwu@ess.nthu.edu.tw

<sup>1</sup>Department of Engineering and System Science, National Tsing Hua University, 101, Section 2 Kuang Fu Road, Hsinchu 30013, Taiwan  
Full list of author information is available at the end of the article



**Figure 1** Schematic, TEM image, and equivalent circuit of twin poly-Si TFT EEPROM. (a) Schematic of the twin poly-Si TFT EEPROM cell with ten NWs. (b) The TEM image of  $\Omega$ -gate NW twin poly-Si TFT EEPROM. The effective channel width is  $113 \text{ nm} \times 10$  ( $[61 \text{ nm} + 16 \text{ nm} \times 2 + 10 \text{ nm} \times 2] \times 10$ ). (c) The equivalent circuit of twin poly-Si TFT EEPROM.

as substrates. A thin 50-nm-thick undoped amorphous Si (a-Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550°C. The deposited a-Si layer was then solid-phase-crystallized at 600°C for 24 h in nitrogen ambient. The device's active NWs were patterned by electron beam (e-beam) direct writing and transferred by reactive-ion etching (RIE). Then, they were dipped into HF solution for 60 s to form the  $\Omega$ -shaped structure. For gate dielectric, a 15-nm-thick layer of thermal oxide was grown as tunneling oxide. Then, a 150-nm-thick poly-Si layer was deposited and transferred to a floating gate by electron beam direct writing and RIE. Then, the T1 and T2 self-aligned P<sup>+</sup> source/drain and gate regions were formed by the implantation of BF<sub>2</sub> ions at a dose of  $5 \times 10^{15} \text{ cm}^{-2}$ . The dopant was activated by ultrarapid thermal annealing at 1,000°C for 1 s in nitrogen ambient. Then, a 200-nm-thick TEOS oxide layer was deposited as the passivation layer by LPCVD. Next, the contact holes were defined and 300-nm-thick AlSiCu metallization was performed. Finally, the devices were then sintered at 400°C in nitrogen ambient for 30 min.

In programming, the electrons tunnel into T1 through the tunneling oxide. The tunneling oxide of NW-based EEPROM is surrounded by the gate electrode (Figure 1b).


Figure 1c shows the equivalent circuit of this twin TFT NVM:

$$V_{FG} = [C_2/(C_1 + C_2)] \times V_G \\ = [W_2/(W_1 + W_2)] \times V_G = \alpha_G \times V_G \quad (1)$$

To maximize the voltage drop in the tunnel oxide of T1, the gate capacitance of T2 ( $C_2$ ) must exceed the gate capacitance of T1 ( $C_1$ ). Hence, the NVM device with a high  $\alpha_G$  exhibits a high P/E speed and can be operated at a low voltage. In this work, the devices were designed to have a coupling ratio of 0.85, which is extremely high for memory applications.

## Results and discussion

The TEM image in Figure 1b shows the rounded corners of the twin TFT device structure. First, the NW tri-gated structure, formed by e-beam lithography, was dipped into DHF solution, forming rounded corners. Then, thermal oxidation was performed to form the tunneling oxide; the junction of the channel and the tunneling oxide exhibits some rounding, protecting the tunneling oxide against excessive damage when it is written and erased. The P/E speed and reliability are balanced by  $\Omega$ -gate




**Figure 2 Electric field of NWs.** By TCAD simulation, cut from the AA' line in the (a) schematic, the electric field around the NWs of (b) tri-gate and (c)  $\Omega$ -gate structures is shown.


formation. By *technology computer-aided design* (TCAD) simulation, Figure 2 shows the electric field of NWs using tri-gate and  $\Omega$ -gate structures. The result indicates that the  $\Omega$ -gate structure has more programming sites around the NWs than the tri-gate structure which are only at the upper corners and that the  $\Omega$ -gate structure also has smoother electric field.

Figure 3 compares the P/E speed of the BBHE operation with that of the FN operation. The device was programmed by FN injection at  $V_{gs} = 17$  V and by BBHE injection at  $V_{gs} = 7$  V with  $V_{ds} = -10$  V. The BBHE operation exhibits higher programming speed than the FN operation.

Figure 4a shows the twin poly-Si TFT-based ( $W_{eff}/W_2/L = 113\text{ nm} \times 10/6\mu\text{m}/10\mu\text{m}$ ) EEPROM P/E cycling




**Figure 3 Programming and erasing characteristics of the EEPROM cell with devices.** The P/E speed of BBHE operation is compared with that of FN operation.



**Figure 4** Endurance and retention characteristics. (a) Endurance characteristics of the twin poly-Si TFT EEPROM by FN and BBHE. (b) Retention characteristics of the twin poly-Si TFT EEPROM at  $85^\circ C$  by FN and BBHE.

endurance characteristics by FN and BBHE, respectively, using the same input voltage. As the number of P/E cycles increased, the magnitude of the memory window disappeared. The floating-gate memory device maintained a wide threshold voltage window of 3.5 V (72.2%) after  $10^4$

P/E cycles for FN operation. For BBHE operation, the memory window was almost closed after  $10^4$  P/E cycles. Figure 4b shows high-temperature ( $85^\circ C$ ) retention characteristics of NW-based ( $W_{eff}/W_2/L = 113 nm \times 10/6 \mu m/10 \mu m$ ) EEPROMs. This figure reveals that after



**Figure 5** TCAD simulation. (a) FN programming.  $V_{FG} = V_{CG} \times \alpha_G = 14.9 V$ . (b) BBHE programming.  $V_{FG} = V_{CG} \times \alpha_G = 5.95 V$ . Both use the same voltage drop. (c) Electric field comparison of FN and BBHE programming.

10 years, the memory window was still 2.2 V when using FN operation. For BBHE operation, the device exhibited almost no data retention capacity. The  $\Omega$ -gate structure has a higher P/E efficiency than the tri-gate structure because the four corners of the channel are all surrounded by the gate structure [13,14]. The  $\Omega$ -gate structure contributes to the equal sharing of the electric field and reduces the probability of leakage in the floating-gate devices in the form of stress-induced leakage current, improving the reliability of the device. Also, the extra corners improve the P/E speed.

Figure 5 displays a TCAD simulation of FN and BBHE operations. The result indicates that the FN operation produces a high average electric field in the tunneling oxide from the source to the drain, programmed by the tunneling effect. FN operation indicates the average wearing of electric field on the tunneling oxide. BBHE operation produces a sudden electric field peak at the source side, programmed using hot electrons with high energy, causing considerable local damage to the tunneling oxide. This result of consistent P/E that is caused by FN operation reveals better endurance and retention than the BBHE operation for floating-gate devices.

## Conclusions

This work developed a novel  $\Omega$ -gate NW-based twin poly-Si TFT EEPROM. Experimental results demonstrated that the  $\Omega$ -gate NW-based structure had a large memory window and high P/E efficiency because of its multi-gate structure and even oxide electrical field at the NW corners. After  $10^4$  P/E cycles,  $\Delta V_{th} = 3.5$  V (72.2%). The proposed twin-TFT EEPROM with a fully overlapped control gate exhibited good data endurance and maintained a wide threshold voltage window even after  $10^4$  P/E cycles. This  $\Omega$ -gate NW-based twin poly-Si TFT EEPROM can be easily incorporated into an AMLCD array press and SOI CMOS technology without any additional processing.

## Competing interests

The authors declare that they have no competing interests.

## Authors' contributions

M-SY and M-FH carried out the device mask layout, modulated the coupling ratio of the device, handled the experiment, and drafted the manuscript. K-CL measured the characteristics of the device and made the simulation plot. Y-RJ and L-CC gave some physical explanation to this work. Y-CW conceived the idea of low-temperature deposition of twin FinFET and their exploitation into devices. He also supervised the work and reviewed the manuscript. C-YC participated in the design and coordination of the study. All authors read and approved the final manuscript.

## Acknowledgements

The authors would like to acknowledge the National Science Council of Taiwan for supporting this research under contract no. NSC 101-2221-E-007-088-MY2. The National Nano Device Laboratories is greatly appreciated for its technical support.

## Author details

<sup>1</sup>Department of Engineering and System Science, National Tsing Hua University, 101, Section 2 Kuang Fu Road, Hsinchu 30013, Taiwan.

<sup>2</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, 1001, Ta Hsueh Road, Hsinchu 30013, Taiwan.

Received: 5 June 2013 Accepted: 10 July 2013

Published: 22 July 2013

## References

1. Su CJ, Tsai TI, Lin HC, Huang TS, Chao TY: Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al<sub>2</sub>O<sub>3</sub> stack structure using an implant-free technique. *Nanoscale Res Lett* 2012, **7**:339.
2. Su CJ, Su TK, Tsai TI, Lin HC, Huang TY: A junctionless SONOS nonvolatile memory device constructed with in situ-doped polycrystalline silicon nanowires. *Nanoscale Res Lett* 2012, **7**:162.
3. Park KT, Choi J, Sel J, Kim V, Kang C, Shin Y, Roh U, Park J, Lee JS, Sim J, Jeon S, Lee C, Kim K: A 64-cell NAND flash memory with asymmetric S/D structure for sub-40nm technology and beyond. *VLSI Tech Dig* 2006, **2006**:19.
4. Young ND, Harkin G, Bunn RM, MacCulloch DJ, French ID: The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process. *IEEE Trans Electron Device* 1990, **37**:1996-43.
5. Hung MF, Wu YC, Tsai TM, Chen JH, Jhan YR: Enhancement of two-bit performance of dual-pi-gate charge trapping layer flash memory. *Applied Physics Express* 2012, **5**:121801.
6. Park B, Cho K, Kim S, Kim S: Nano-floating gate memory devices composed of ZnO thin-film transistors on flexible plastics. *Nanoscale Res Lett* 2011, **6**:41.
7. Ichikawa K, Uraoka Y, Yano H, Hayatama T, Fuyuki Y, Takahashi E, Hayashi T, Ogata K: Low temperature polycrystalline silicon thin film transistors flash memory with silicon nanocrystal dot. *Jpn J Appl Phys* 2007, **46**:661.
8. Lai EK, Lue HT, Hsiao YH, Hsieh JY, Lu CP, Wang SY, Yang LW, Yang T, Chen KC, Gong J, Hsieh KY, Liu R, Lu CY: A highly stackable thin-film transistor (TFT) NAND-type flash memory. *VLSI Tech Dig* 2006, **2006**:46.
9. Chung HJ, Lee NI, Han CH: A high-endurance low-temperature polysilicon thin-film transistor EEPROM cell. *IEEE Electron Device Lett* 2000, **21**:304.
10. Wu TC, Chang TC, Chang CY, Chen CS, Tu CH, Liu PT, Zan HW, Tai YH: High-performance polycrystalline silicon thin-film transistor with multiple nanowire channels and lightly doped drain structure. *Appl Phys Lett* 2004, **84**:19.
11. Gabrielyan N, Saranti K, Manjunatha KN, Paul S: Growth of low temperature silicon nano-structures for electronic and electrical energy generation applications. *Nanoscale Res Lett* 2013, **8**:83.
12. Lacy F: Developing a theoretical relationship between electrical resistivity, temperature, and film thickness for conductors. *Nanoscale Res Lett* 2011, **6**:636.
13. Wu YC, Su PW, Chang CW, Hung MF: Novel twin poly-Si thin-film transistors EEPROM with trigate nanowire structure. *IEEE Electron Device Lett* 2008, **29**:1226.
14. Wu YC, Hung MF, Su PW: Improving the performance of nanowires polycrystalline silicon twin thin-film transistors nonvolatile memory by NH<sub>3</sub> plasma passivation. *J Electrochem Soc* 2011, **158**:H578.

doi:10.1186/1556-276X-8-331

Cite this article as: Yeh et al.: Fabrication, characterization and simulation of  $\Omega$ -gate twin poly-Si FinFET nonvolatile memory. *Nanoscale Research Letters* 2013 **8**:331.